74F779PC Fairchild Semiconductor, 74F779PC Datasheet

IC COUNTER BIDIRECT 8BIT 16-DIP

74F779PC

Manufacturer Part Number
74F779PC
Description
IC COUNTER BIDIRECT 8BIT 16-DIP
Manufacturer
Fairchild Semiconductor
Series
74Fr
Datasheet

Specifications of 74F779PC

Logic Type
Binary Counter
Direction
Up, Down
Number Of Elements
1
Number Of Bits Per Element
8
Reset
Asynchronous
Count Rate
100MHz
Trigger Type
Positive Edge
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Through Hole
Package / Case
16-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Timing
-
Other names
74F779
74F779PC.
© 2004 Fairchild Semiconductor Corporation
74F779SC
74F779PC
74F779
8-Bit Bidirectional Binary Counter with 3-STATE Outputs
General Description
The 74F779 is a fully synchronous 8-stage up/down
counter with multiplexed 3-STATE I/O ports for bus-ori-
ented applications. All control functions (hold, count up,
count down, synchronous load) are controlled by two mode
pins (S
easy cascading. All state changes are initiated by the rising
edge of the clock.
Ordering Code:
Logic Symbol
Order Number
0
, S
1
). The device also features carry lookahead for
M16B
N16E
Package Number
16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
DS009593
Features
Connection Diagram
Multiplexed 3-STATE I/O ports
Built-in lookahead carry capability
Count frequency 100 MHz typ
Supply current 80 mA typ
Available in SOIC (300 mil only)
Package Description
April 1988
Revised February 2004
www.fairchildsemi.com

Related parts for 74F779PC

74F779PC Summary of contents

Page 1

... Ordering Code: Order Number Package Number 74F779SC M16B 16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 74F779PC N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Logic Symbol © 2004 Fairchild Semiconductor Corporation Features Multiplexed 3-STATE I/O ports ...

Page 2

Unit Loading/Fan Out Pin Names I/O –I/O Data Inputs 0 7 Data Outputs Select Inputs Output Enable Input (Active LOW) CET Count Enable Trickle Input (Active LOW) CP Clock Pulse Input (Active Rising Edge) ...

Page 3

Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. 3 www.fairchildsemi.com ...

Page 4

Absolute Maximum Ratings Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V Pin Potential to Ground Pin CC Input Voltage (Note 2) Input Current ((Note 5.0 mA Voltage Applied to Output in HIGH State ...

Page 5

AC Electrical Characteristics Symbol Parameter f Maximum Clock Frequency MAX t Propagation Delay PLH I/O PHL n t Propagation Delay PLH PHL t Propagation Delay PLH t CET to TC PHL t Propagation ...

Page 6

Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide www.fairchildsemi.com Package Number M16B 6 ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...

Related keywords