MC54HC4353 Motorola, MC54HC4353 Datasheet

no-image

MC54HC4353

Manufacturer Part Number
MC54HC4353
Description
(MC54HC4351 / MC54HC4353) Analog Multiplexers/Demultiplexers with Address Latch
Manufacturer
Motorola
Datasheet
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Analog Multiplexers/
Demultiplexers with
Address Latch
High–Performance Silicon–Gate CMOS
technology to achieve fast propagation delays, low ON resistances, and low
OFF leakage currents. These analog multiplexers/demultiplexers control
analog voltages that may vary across the complete power supply range
(from V CC to V EE ).
Outputs is to be connected, by means of an analog switch, to the Common
Output/Input. The data at the Channel–Select inputs may be latched by
using the active–low Latch Enable pin. When Latch Enable is high, the latch
is transparent. When either Enable 1 (active low) or Enable 2 (active high) is
inactive, all analog switches are turned off.
CMOS outputs; with pullup resistors, they are compatible with LSTTL
outputs.
more linear over input voltage than R on of metal–gate CMOS analog
switches.
HC4052, and HC4053.
10/95
Motorola, Inc. 1995
The MC54/74HC4351, and MC54/74HC4353 utilize silicon–gate CMOS
The Channel–Select inputs determine which one of the Analog Inputs/
The Channel–Select and Enable inputs are compatible with standard
These devices have been designed so that the ON resistance (R on ) is
For multiplexers/demultiplexers without latches, see the HC4051,
Fast Switching and Propagation Speeds
Low Crosstalk Between Switches
Diode Protection on All Inputs/Outputs
Analog Power Supply Range (V CC – V EE ) = 2.0 to 12.0 V
Digital (Control) Power Supply Range (V CC – GND) = 2.0 to 6.0 V
Improved Linearity and Lower ON Resistance than Metal–Gate Types
Low Noise
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity: HC4351 — 222 FETs or 55.5 Equivalent Gates
HC4353 — 186 FETs or 46.5 Equivalent Gates
1
REV 6
MC54/74HC4351
MC54/74HC4353
20
20
ENABLE 1
ENABLE 2
20
1
1
MC54HCXXXXJ
MC74HCXXXXN
MC74HCXXXXDW
ORDERING INFORMATION
GND
1
V EE
NC
X7
X4
X6
X5
PIN ASSIGNMENT
X
NC = NO CONNECTION
MC54/74HC4351
1
2
3
4
5
6
7
8
9
10
CERAMIC PACKAGE
PLASTIC PACKAGE
SOIC PACKAGE
CASE 751D–04
20
19
18
17
16
15
14
13
12
11
CASE 732–03
CASE 738–03
DW SUFFIX
N SUFFIX
J SUFFIX
Ceramic
Plastic
SOIC
V CC
X2
X1
X0
X3
A
NC
B
C
LATCH
ENABLE

Related parts for MC54HC4353

MC54HC4353 Summary of contents

Page 1

... Digital (Control) Power Supply Range (V CC – GND) = 2.0 to 6.0 V Improved Linearity and Lower ON Resistance than Metal–Gate Types Low Noise In Compliance with the Requirements Defined by JEDEC Standard No. 7A Chip Complexity: HC4351 — 222 FETs or 55.5 Equivalent Gates HC4353 — 186 FETs or 46.5 Equivalent Gates 10/95 Motorola, Inc. 1995 MC54/74HC4351 MC54/74HC4353 ...

Page 2

... SWITCH ENABLE 1 8 ENABLES ENABLE 2 NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X Switch, Input B controls the Y Switch, and Input C controls the Z Switch. MOTOROLA LOGIC DIAGRAM MC54/74HC4351 MULTIPLEXER/ COMMON 4 X OUTPUT/INPUT PIN PIN PIN 10 = GND ...

Page 3

... NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D). High–Speed CMOS Logic Data DL129 — Rev 6 MC54/74HC4351 MC54/74HC4353 Î ...

Page 4

... NOTES: 1. For propagation delays with loads other than 50 pF, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D). 2. Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D). ...

Page 5

... NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D). Î Î Î Î ...

Page 6

... INPUT VOLTAGE (VOLTS), REFERENCED Figure 1c. Typical On Resistance – 6 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 10.0 11.0 12 INPUT VOLTAGE (VOLTS), REFERENCED Figure 1e. Typical On Resistance – 12.0 V MOTOROLA 100 80 125 – 1.5 1.75 2.0 2. INPUT VOLTAGE (VOLTS), REFERENCED Figure 1b. Typical On Resistance – ...

Page 7

... ANALOG I/O OFF A OFF COMMON O METER Test Set– ON/OFF COMMON O/I TEST POINT OFF/ CHANNEL SELECT Common Out, Test Set–Up MOTOROLA ...

Page 8

... PZL t PLZ ANALOG 50% OUT t PZH t PHZ ANALOG 50% OUT Figure 11a. Propagation Delay, Enable Analog Out MOTOROLA ANALOG I GND t PHL *Includes all probe and jig capacitance. Figure 9b. Propagation Delay, Test Set–Up Channel ANALOG I GND t PHL *Includes all probe and jig capacitance. ...

Page 9

... Figure 15b. Plot, Harmonic Distortion ON/OFF COMMON O/I TEST POINT OFF/ LATCH ENABLE CHANNEL SELECT ON/OFF NC COMMON O/I OFF/ CHANNEL SELECT Test Set-Up DEVICE SOURCE 2.0 3.125 FREQUENCY (kHz) MOTOROLA ...

Page 10

... Using Pull–Up Resistors Figure 18. Interfacing LSTTL/NMOS to CMOS Inputs MOTOROLA ever, tying unused analog inputs and outputs GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked unused switch. Although used here, balanced supplies are not a require- ment ...

Page 11

... LEVEL SHIFTER LATCH 11 ENABLE 7 ENABLE 1 LEVEL SHIFTER 8 ENABLE 2 High–Speed CMOS Logic Data DL129 — Rev 6 MC54/74HC4351 MC54/74HC4353 FUNCTION DIAGRAM HC4351 FUNCTION DIAGRAM HC4353 MOTOROLA ...

Page 12

... PLANE –A– –B– 20X 0.010 (0.25 18X K MOTOROLA OUTLINE DIMENSIONS J SUFFIX CERAMIC PACKAGE CASE 732–03 ISSUE SUFFIX PLASTIC PACKAGE CASE 738–03 ISSUE ...

Page 13

... Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters can and do vary in different applications. All operating parameters, including “ ...

Related keywords