UPD16432B NEC, UPD16432B Datasheet

Page 1

DUTY LCD CONTROLLER/DRIVER DESCRIPTION The PD16432B is a controller/driver with 1/8 and 1/15 duty dot matrix LCD display capability. It has 60 segment outputs, 10 common outputs, and 5 dual segment/common outputs, giving a maximum display capability of ...

Page 2

BLOCK DIAGRAM 4 LED Driver 4 4-Bit LED Output Latch 4 Parallel/Serial Conversion 5 CG RAM STB SCK DATA Serial I/F RESET LCD OFF SYNC Segment Driver 5 65 65-Bit Output Latch 65 2 ...

Page 3

PIN CONFIGURATION 75 SEG 76 51 SEG 52 SEG 53 SEG 54 SEG 55 SEG 56 SEG 57 SEG 58 SEG 59 SEG 60 SEG /COM 61 14 SEG /COM 62 13 SEG /COM 63 12 SEG /COM 64 11 ...

Page 4

... When “L”, a forced LCD off operation is performed, and SEG & COM output the unselected waveform Synchronization signal input/output pin. When 2 or more chips are used, wired-OR connection is made to each chip. A pull-up resistor is also required when one chip is used. 20 Connect oscillator resistor Key scanning key data inputs ...

Page 5

... LCD DISPLAY In the PD16432B LCD display pictograph display segment common output is allocated to COM (1) Example of 1/8 duty connections SEG 1 COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM0 (2) Example of 1/15 duty connections SEG COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 COM9 COM10 COM11 COM12 ...

Page 6

CHARACTER CODES AND CHARACTER PATTERNS The relation between character codes and character patterns is shown below. Character codes 00H to 0FH are allocated to CGRAM. Character codes 10H to 1FH and E0H to FFH are undefined. Higher Bits 0XH 1XH ...

Page 7

DISPLAY RAM ADDRESSES Display RAM addresses are allocated as shown below irrespective of the display mode. Column No Line 1 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH Line 2 0DH 0EH ...

Page 8

CGRAM COLUMN ADDRESSES A maximum of any sixteen 5 7-dot characters can be written in CGRAM. The row address within one character is allocated as shown below, and is specified by bits b7 to b5. The character code for which ...

Page 9

KEY MATRIX AND KEY DATA RAM CONFIGURATION The key matrix has configuration, as shown below. KEY 1 KEY 2 KEY 3 KEY Key data is stored as shown below, ...

Page 10

KEY REQUEST (KEY REQ) A key request is output as shown below according to the state. State In key scan operation High level is output while any key data is “1”. In standby mode or when SEG High level is ...

Page 11

... This command initializes the PD16432B slave operation, and the drive voltage supply method. The state set when this command is executed is: LCD off, LED on, key scanning stopped. To restart the display necessary to execute “status command” normal operation. However, nothing is done if the same mode is selected. MSB ...

Page 12

Data Setting Command Sets the data write mode, read mode, and address increment mode. MSB After powering on 0 (3) Address Setting Command Sets the display data RAM or character display RAM address. MSB 1 0 ...

Page 13

Status Command Controls the status of the PD16432. MSB LSB After powering Note The following states are use prohibited modes, and key scanning does not ...

Page 14

STANDBY MODE If standby mode is selected with bit b4 of the status command, the following state is set irrespective of bits the status command. (1) LCD forced off (SEG , COM = ...

Page 15

... In this state, the key data is not memorized, and therefore it is necessary to set key scanning to the normal state after the standby transition time, and fetch the key data. ...

Page 16

... SERIAL COMMUNICATION FORMATS (1) Reception (Command/Data Write) STB DATA b7 SCK 1 (2) Transmission (Command/Data Read) STB DATA b7 SCK 1 Data Read Command Setting Caution As the DATA pin is an Nch open-drain output, a pull-up resistor must be connected externally ...

Page 17

ABSOLUTE MAXIMUM RATINGS (T Parameter Logic supply voltage Logic input voltage Logic output voltage (Dout, LED) LCD drive supply voltage LCD drive power supply input voltage Driver output voltage (Segment, Common) LED drive current Package allowable dissipation Operating ambient temperature ...

Page 18

ELECTRICAL SPECIFICATIONS (UNLESS SPECIFIED OTHERWISE, T Parameter Symbol High-level input voltage V IH Low-level input voltage V IL High-level input current I IH Low-level input current I IL Low-level output voltage V OL1 High-level output voltage V OH2 Low-level output ...

Page 19

SWITCHING SPECIFICATIONS (UNLESS SPECIFIED OTHERWISE, T Parameter Symbol Oscillator frequency f OSC Output data delay time t PZL Output data delay time t PLZ SYNC delay time t DSYNC Note The time for one frame is found as follows. 1 ...

Page 20

OUTPUT LOAD CIRCUIT DATA 150 pF SWITCHING SPECIFICATION WAVEFORM DIAGRAMS OSC STB t HSTBK t WLK V IH SCK DATA 1 WHC ...

Page 21

SWITCHING SPECIFICATION WAVEFORM DIAGRAMS SYNC Timing (Master) One Frame f OSC SYNC Internal Reset SCK V IL DATA RESET RESET t WRE One Frame One Frame t DSYNC t t PZL PLZ V OL2 PD16432B SYNC Timing (Slave) One Frame ...

Page 22

OUTPUT WAVEFORMS (1) 1/8 Duty (1/4 Bias: VLC2: VLC3 LCD V LC1 COM V 0 LC2 V LC4 V LC5 V LCD V LC1 COM V 1 LC2 V LC4 V LC5 V LCD V LC1 COM V ...

Page 23

Enlargement of Key Scan Period LCD V LC1 COM V 0 LC2 V LC4 V LC5 V LCD V LC1 SEG SEG LC2 V LC4 V LC5 V LCD V LC1 SEG V ...

Page 24

Duty (1/5 Bias LCD V LC1 COM V 0 LC2 V LC3 1/2V V LCD LC4 V LC5 V LCD V LC1 COM V 1 LC2 V LC3 1/2V V LCD LC4 V LC5 V ...

Page 25

Enlargement of Key Scan Period LCD V LC1 COM 0 V LC2 V LC3 1/2V LCD V LC4 V LC5 V LCD V LC1 SEG V 1 LC2 V LC3 V LC4 V LC5 V LCD ...

Page 26

ACCESS PROCEDURES Access procedures are illustrated below by means of flowcharts and timing charts. 1. Initialization (1) Flowchart Start Initial state initialization Key scan start Display data RAM write Address setting Display data NO All data written? YES Character display ...

Page 27

Data setting command (command 6) LED output latch MSB write 0 LED data Status command (command 7) LCD, LED on MSB 1 To next processing (2) Timing chart DATA Command 1 SCK STB DATA Data n-1 SCK STB DATA Data ...

Page 28

Display Data Rewrite (Address Setting) (1) Flowchart Start Display data RAM write Address setting Display data To next processing (2) Timing chart DATA Command 1 SCK STB 28 Data setting command (command 1) MSB LSB ...

Page 29

... KEY REQ does not become low until the key data is all “0”. (It is not synchronized with the key data reads.) NO Data setting command (command 1) MSB Wait time Data 1 Data 2 t WAIT ( necessary from the rise of the 8th shift clock of command 1 PD16432B LSB 0 0 (Key data) Data 3 29 ...

Page 30

CGRAM Write (1) Flowchart Start CGRAM write Address setting CGRAM data NO All data written? YES To next processing (2) Timing chart DATA Command 1 SCK STB DATA Data 6 SCK STB 30 Data setting command (command 1) MSB ...

Page 31

Standby (Released by Status Command) (1) Flowchart Start Status command (command 1) Standby MSB Status command (command 2) Standby release MSB NO Transition time OK? Standby transition time YES Status command (command 3) Normal operation MSB To ...

Page 32

Standby (Released by KEY ) N (1) Flowchart Start Status command (command 1) Standby MSB Key (KEY Key request KEY REQ = H, OSC oscillation start NO Transition time OK? Standby transition time YES Status command (command ...

Page 33

PACKAGE INFORMATION (UNIT: mm) 100 PIN PLASTIC TQFP (FINE PITCH 100 NOTE Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition. 14 ...

Page 34

... REFERENCE DOCUMENTS NEC Semiconductor Device Reliability/Quality Control System Semiconductor Device Mounting Technology Manual 34 PD16432B (IEI-1212) (C10535E) ...

Page 35

PD16432B 35 ...

Page 36

... Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc. The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance ...