DS2196 Dallas Semiconducotr, DS2196 Datasheet - Page 120

no-image

DS2196

Manufacturer Part Number
DS2196
Description
T1 Dual Framer LIU
Manufacturer
Dallas Semiconducotr
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS2196LN
Manufacturer:
DALLAS
Quantity:
1 170
Part Number:
DS2196LN
Manufacturer:
TI
Quantity:
1 170
Part Number:
DS2196LN
Manufacturer:
DALLAS
Quantity:
1 000
Part Number:
DS2196LN
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS2196LN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Table 19-2: TRANSFORMER SPECIFICATIONS
SPECIFICATION
Turns Ratio
Primary Inductance
Leakage Inductance
Intertwining Capacitance
Transmit Transformer DC Resistance
Primary (Device side)
Secondary
Receive Transformer DC Resistance
Primary (Device side)
Secondary
19.3 JITTER ATTENUATOR
The DS2196 contains an onboard jitter attenuator that can be set to a depth of either 32 or 128 bits via the
JABDS bit in the Line Interface Control Register (LICR). The 128-bit mode is used in applications
where large excursions of wander are expected. The 32-bit mode is used in delay sensitive applications.
The characteristics of the attenuation are shown in Figure 19–4. The jitter attenuator can be placed in
either the receive path or the transmit path by appropriately setting or clearing the JAS bit in the LICR.
Also, the jitter attenuator can be disabled (in effect, removed) by setting the DJA bit in the LICR. In
order for the jitter attenuator to operate properly, a 1.544 MHz clock (50 ppm) must be applied at the
MCLK pin. Onboard circuitry adjusts either the recovered clock from the clock/data recovery block or
the clock applied at the TCLKLI pin to create a smooth jitter free clock which is used to clock data out of
the jitter attenuator FIFO. It is acceptable to provide a gapped/ bursty clock at the TCLKLI pin if the
jitter attenuator is placed on the transmit side. If the incoming jitter exceeds either 120 UIpp (buffer
depth is 128 bits) or 28 UIpp (buffer depth is 32 bits), then the DS2196 will divide the internal nominal
24.704 MHz clock by either 15 or 17 instead of the normal 16 to keep the buffer from overflowing.
When the device divides by either 15 or 17, it also sets the Jitter Attenuator Limit Trip (JALT) bit in the
Receive Information Register (RIR3.5)
RECOMMENDED VALUE
1:1(receive) and 1:2(transmit) 5%
600 mH minimum
1.0 mH maximum
40 pF maximum
1.0W maximum
2.0W maximum
1.2W maximum
1.2W maximum
120 of 157
DS2196

Related parts for DS2196