PSMN005-55B Philips, PSMN005-55B Datasheet

no-image

PSMN005-55B

Manufacturer Part Number
PSMN005-55B
Description
N-channel logic level TrenchMOS transistor
Manufacturer
Philips
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PSMN005-55B
Manufacturer:
NXP
Quantity:
81 000
Philips Semiconductors
FEATURES
• ’Trench’ technology
• Very low on-state resistance
• Fast switching
• Low thermal resistance
GENERAL DESCRIPTION
SiliconMAX products use the latest Philips Trench technology to achieve the lowest possible on-state resistance in
each package at each voltage rating.
Applications:-
• d.c. to d.c. converters
• switched mode power supplies
The PSMN005-55P is supplied in the SOT78 (TO220AB) conventional leaded package.
The PSMN005-55B is supplied in the SOT404 surface mounting package.
PINNING
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134)
1 It is not possible to make connection to pin:2 of the SOT404 package
2 maximum current limited by package
October 1999
N-channel logic level TrenchMOS
SYMBOL PARAMETER
V
V
V
V
I
I
P
T
D
DM
j
DSS
DGR
GS
GSM
D
, T
PIN
tab
1
2
3
stg
gate
drain
source
drain
Drain-source voltage
Drain-gate voltage
Continuous gate-source
voltage
Peak pulsed gate-source
voltage
Continuous drain current
Pulsed drain current
Total power dissipation
Operating junction and
storage temperature
1
DESCRIPTION
SYMBOL
SOT78 (TO220AB)
CONDITIONS
T
T
T
T
T
T
T
j
j
j
mb
mb
mb
mb
= 25 ˚C to 175˚C
= 25 ˚C to 175˚C; R
= 25 ˚C; V
= 100 ˚C; V
= 25 ˚C
= 25 ˚C
150 ˚C
g
tab
transistor PSMN005-55B, PSMN005-55P
GS
1
GS
1 2 3
d
s
= 5 V
= 5 V
GS
= 20 k
QUICK REFERENCE DATA
R
R
SOT404 (D
DS(ON)
DS(ON)
MIN.
- 55
V
5.8 m (V
-
-
-
-
-
-
-
-
6.3 m (V
I
DSS
D
Product specification
2
= 75 A
1
PAK)
= 55 V
tab
2
MAX.
240
230
175
75
75
55
55
3
15
20
2
2
GS
GS
= 10 V)
Rev 1.200
= 5 V)
UNIT
W
˚C
V
V
V
V
A
A
A

Related parts for PSMN005-55B

PSMN005-55B Summary of contents

Page 1

... SiliconMAX products use the latest Philips Trench technology to achieve the lowest possible on-state resistance in each package at each voltage rating. Applications:- • d.c. to d.c. converters • switched mode power supplies The PSMN005-55P is supplied in the SOT78 (TO220AB) conventional leaded package. The PSMN005-55B is supplied in the SOT404 surface mounting package. PINNING PIN DESCRIPTION 1 gate ...

Page 2

... L Internal source inductance s C Input capacitance iss C Output capacitance oss C Feedback capacitance rss October 1999 transistor PSMN005-55B, PSMN005-55P CONDITIONS SOT78 package, in free air SOT404 package, pcb mounted, minimum footprint CONDITIONS Unclamped inductive load 100 s; T prior to avalanche = 25˚ ...

Page 3

... Continuous source current S (body diode) I Pulsed source current (body SM diode) V Diode forward voltage SD t Reverse recovery time rr Q Reverse recovery charge rr October 1999 transistor PSMN005-55B, PSMN005-55P CONDITIONS -dI /dt = 100 ...

Page 4

... Fig.5. Typical output characteristics 8 7.5 100 6 100 ms 6 5.5 100 ˚C Fig.6. Typical on-state resistance Product specification PSMN005-55B, PSMN005-55P Transient thermal impedance, Zth j-mb (K/ 0.5 0.2 0.1 0. single pulse T 1E-05 1E-04 1E-03 1E-02 1E-01 Pulse width, tp (s) Fig.4. Transient thermal impedance f(t); parameter j- ...

Page 5

... I 100000 10000 1000 100 100 120 140 160 180 Fig.12. Typical capacitances f f Product specification PSMN005-55B, PSMN005-55P Threshold Voltage, VGS(TO) (V) maximum typical minimum 100 120 140 160 180 Junction Temperature, Tj (C) Fig.10. Gate threshold voltage. = f(T ); conditions mA; V ...

Page 6

... Fig.15. Maximum permissible non-repetitive avalanche current (I 25 0.7 0.8 0 Product specification PSMN005-55B, PSMN005-55P Maximum Avalanche Current prior to avalanche = 150 C 0.01 0.1 1 Avalanche time, t (ms versus avalanche time (t AS unclamped inductive load Rev 1.200 ...

Page 7

... October 1999 transistor ( scale 1.3 0.7 15.8 6.4 10.3 15.0 2.54 1.0 0.4 15.2 5.9 9.7 13.5 REFERENCES JEDEC EIAJ TO-220 7 Product specification PSMN005-55B, PSMN005-55P SOT78 ( max. 3.30 3.8 3.0 2.6 3.0 2.79 3.6 2.7 2.2 EUROPEAN ISSUE DATE PROJECTION 97-06-11 Rev 1.200 ...

Page 8

... Epoxy meets UL94 V0 at 1/8". October 1999 transistor E mounting 2 scale max. 0.85 0.64 1.60 10.30 2.90 15.40 11 2.54 0.60 0.46 1.20 9.70 2.10 14.80 REFERENCES IEC JEDEC EIAJ 8 Product specification PSMN005-55B, PSMN005-55P 2 -PAK); 3 leads SOT404 base 2.60 2.20 EUROPEAN ISSUE DATE PROJECTION 98-12-14 99-06-25 Rev 1.200 ...

Page 9

... These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. October 1999 transistor PSMN005-55B, PSMN005-55P 11.5 9.0 2.0 3.8 5.08 Fig ...

Related keywords