IRCC2.0

Manufacturer Part NumberIRCC2.0
DescriptionInfrared Communications Controller
ManufacturerSMSC Corporation
IRCC2.0 datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
Page 1/87

Download datasheet (505Kb)Embed
Next
Infrared Communications Controller
Multi-Protocol Serial Communications
Controller
Full IrDA v1.1 Implementation: 2.4 kbps -
115.2 kbps, 0.576 Mbps, 1.152 Mbps and 4
Mbps
Consumer Infrared (Remote Control)
Interface
SHARP Amplitude Shift Keyed Infrared
(ASK IR) Interface
Direct Rx/Tx Infrared Diode Control (Raw)
and General Purpose Data Pins
Programmable High-Speed Synchronous
Communications Engine (SCE) with a 128-
Byte FIFO and Programmable Threshold
GENERAL DESCRIPTION
This
document
describes
the
Infrared
Communications Controller (IrCC 2.0) function,
which is common to a number of SMSC
products.
The IrCC 2.0 consists of two main
architectural blocks: the ACE 16C550A UART
and a Synchronous Communications Engine
(SCE) (Figure 2). It’s own unique register set
supports each block.
The IrCC 2.0 UART-driven IrDA SIR and SHARP
ASK
modes
are
backward
compatible
IrCC 2.0
PRELIMINARY
FEATURES
Programmable DMA Refresh Counter
High-Speed NS16C550A-Compatible
Universal Asynchronous Receiver/
Transmitter Interface (ACE UART) with 16-
Byte Send and Receive FIFOs
ISA Single-Byte and Burst-Mode DMA and
Interrupt-Driven Programmed I/O with Zero
Wait State and String Move Timing
16 Bit CRC-CCITT and 32 Bit IEEE 802
CRC32 Hardware CRC Generators
Automatic Transceiver Control
Transmit Pulse Width Limiter
SCE Transmit Delay Timer
IR Media Busy Indicator
with current SMSC Super I/O and Ultra I/O
infrared implementations.
The IrCC 2.0 SCE
supports IrDA v1.1 0.576 Mbps, 1.152 Mbps, 4
Mbps, and Consumer IR modes. All of the SCE-
driven modes can use DMA. The IrCC 2.0 offers
flexible signal routing and programmable output
control through the Raw mode interface, General
Purpose Data pins and Output Multiplexer. Chip-
level address decoding is required to access the
IrCC 2.0 register sets.