LM3S308 Luminary Micro, Inc, LM3S308 Datasheet - Page 14

• Manufacturer Part Number: LM3S308
• Description: Lm3s308 Arm Microcontroller
• Manufacturer: Luminary Micro, Inc

Table of Contents
Register 2:
Register 3:
Register 4:
Register 5:
Register 6:
Register 7:
Register 8:
Register 9:
Register 10:
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
Register 16:
Register 17:
Register 18:
Register 19:
Register 20:
Analog-to-Digital Converter (ADC) ............................................................................................. 223
Register 1:
Register 2:
Register 3:
Register 4:
Register 5:
Register 6:
Register 7:
Register 8:
Register 9:
Register 10:
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
Register 16:
Register 17:
Register 18:
Register 19:
Register 20:
Register 21:
Register 22:
Register 23:
Register 24:
Register 25:
Register 26:
Register 27:
14
Watchdog Value (WDTVALUE), offset 0x004 ................................................................... 204
Watchdog Control (WDTCTL), offset 0x008 ..................................................................... 205
Watchdog Interrupt Clear (WDTICR), offset 0x00C .......................................................... 206
Watchdog Raw Interrupt Status (WDTRIS), offset 0x010 .................................................. 207
Watchdog Masked Interrupt Status (WDTMIS), offset 0x014 ............................................. 208
Watchdog Test (WDTTEST), offset 0x418 ....................................................................... 209
Watchdog Lock (WDTLOCK), offset 0xC00 ..................................................................... 210
Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0 ................................. 211
Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4 ................................. 212
Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8 ................................. 213
Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC ................................ 214
Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0 ................................. 215
Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4 ................................. 216
Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8 ................................. 217
Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC ................................. 218
Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0 .................................... 219
Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4 .................................... 220
Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8 .................................... 221
Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC .................................. 222
ADC Active Sample Sequencer (ADCACTSS), offset 0x000 ............................................. 231
ADC Raw Interrupt Status (ADCRIS), offset 0x004 ........................................................... 232
ADC Interrupt Mask (ADCIM), offset 0x008 ..................................................................... 233
ADC Interrupt Status and Clear (ADCISC), offset 0x00C .................................................. 234
ADC Overflow Status (ADCOSTAT), offset 0x010 ............................................................ 235
ADC Event Multiplexer Select (ADCEMUX), offset 0x014 ................................................. 236
ADC Underflow Status (ADCUSTAT), offset 0x018 ........................................................... 239
ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020 ............................................. 240
ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028 ................................. 241
ADC Sample Averaging Control (ADCSAC), offset 0x030 ................................................. 242
ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ............... 243
ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 ........................................ 245
ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 ................................ 248
ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 ................................ 248
ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 ................................ 248
ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8 ............................... 248
ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C ............................. 249
ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C ............................. 249
ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C ............................ 249
ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC ............................ 249
ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 ............... 250
ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080 ............... 250
ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 ........................................ 251
ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084 ........................................ 251
ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0 ............... 253
ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4 ........................................ 254
ADC Test Mode Loopback (ADCTMLB), offset 0x100 ....................................................... 255
Preliminary
June 04, 2008