LM3S308 Luminary Micro, Inc, LM3S308 Datasheet - Page 142

• Manufacturer Part Number: LM3S308
• Description: Lm3s308 Arm Microcontroller
• Manufacturer: Luminary Micro, Inc

Reset
Reset
Type
Type
General-Purpose Input/Outputs (GPIOs)
GPIO Alternate Function Select (GPIOAFSEL)
GPIO Port A base: 0x4000.4000
GPIO Port B base: 0x4000.5000
GPIO Port C base: 0x4000.6000
GPIO Port D base: 0x4000.7000
GPIO Port E base: 0x4002.4000
Offset 0x420
Type R/W, reset -
142
Bit/Field
31:8
RO
RO
31
15
0
0
RO
RO
Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420
The GPIOAFSEL register is the mode control select register. Writing a 1 to any bit in this register
selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore
no GPIO line is set to hardware control by default.
Important:
Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down
resistors connected to both of them at the same time. If both pins are pulled Low during reset, the
controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors,
and apply RST or power-cycle the part.
It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris
microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their
GPIO functionality, the debugger may not have enough time to connect and halt the controller before
the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided
with a software routine that restores JTAG functionality based on an external or software trigger.
30
14
0
0
RO
RO
29
13
reserved
0
0
Name
All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception
of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG
functionality (GPIOAFSEL=1). A Power-On-Reset (POR) or asserting an external reset
(RST) puts both groups of pins back to their default state.
RO
RO
28
12
0
0
reserved
RO
RO
27
11
0
0
Type
RO
RO
RO
26
10
0
0
RO
RO
Reset
25
0x00
0
9
0
Preliminary
RO
RO
24
0
8
0
reserved
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
R/W
RO
23
0
7
-
R/W
RO
22
0
6
-
R/W
RO
21
0
5
-
R/W
RO
20
0
4
-
AFSEL
R/W
RO
19
0
3
-
R/W
RO
18
0
2
-
R/W
RO
17
0
1
June 04, 2008
-
R/W
RO
16
0
0
-
®