MT9045AN Zarlink Semiconductor, Inc., MT9045AN Datasheet

no-image

MT9045AN

Manufacturer Part Number
MT9045AN
Description
Framer, Framer Circuit, T1/E1/OC3 System Synchronizer
Manufacturer
Zarlink Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT9045AN
Quantity:
5
Part Number:
MT9045AN
Manufacturer:
ZARLINK
Quantity:
20 000
Part Number:
MT9045AN1
Manufacturer:
ZARLINK
Quantity:
731
Part Number:
MT9045ANR1
Manufacturer:
ZARLINK
Quantity:
731
Features
Supports AT&T TR62411 and Bellcore GR-1244-
CORE Stratum 3, Stratum 4 Enhanced and
Stratum 4 timing for DS1 interfaces
Supports ITU-T G.813 Option 1 clocks for 2048
kbit/s interfaces
Supports ITU-T G.812 Type IV clocks for 1,544
kbit/s interfaces and 2,048 kbit/s interfaces
Supports ETSI ETS 300 011, TBR 4, TBR 12 and
TBR 13 timing for E1 interfaces
Selectable 19.44 MHz, 1.544MHz, 2.048MHz or
8kHz input reference signals
Provides C1.5, C2, C4, C6, C8, C16, and C19
(STS-3/OC3 clock divided by 8) output clock
signals
Provides 5 styles of 8 KHz framing pulses
Holdover frequency accuracy of 0.05 PPM
Holdover indication
Attenuates wander from 1.9Hz
Fast lock mode
Provides Time Interval Error (TIE) correction
Accepts reference inputs from two independent
sources
JTAG Boundary Scan
Secoor
Prioor
TRST
RSEL
TMS
TDO
TCK
SEC
PRI
TDI
OSCi
Reference
Monitor
Master Clock
Reference
1149.1a
Select
IEEE
MUX
Control State Machine
MS1 MS2
OSCo
Reference
Select
Corrector
Enable
Reference
Selected
TIE
RST
Corrector
Figure 1 - Functional Block Diagram
Circuit
HOLDOVER
TCLR
TIE
Select
State
Reference
PCCi
Virtual
FLOCK
Applications
Description
The
contains a digital phase-locked loop (DPLL), which
provides timing and synchronization signals for
multitrunk T1 and E1 primary rate transmission links
and STS-3/OC3 links.
The MT9045 generates ST-BUS clock and framing
signals that are phase locked to either a 19.44 MHz,
2.048MHz, 1.544MHz, or 8kHz input reference.
LOCK
Synchronization and timing control for multitrunk
T1,E1 and STS-3/OC3 systems
ST-BUS clock and frame pulse sources
Impairment
Monitor
T1/E1/OC3 System Synchronizer
Input
MT9045
DPLL
Feedback
VDD
Select
State
MT9045AN
VSS
T1/E1/OC3
Ordering Information
-40°C to +85°C
FS1
Frequency
Interface
Output
Select
Circuit
MUX
FS2
48 pin SSOP
System
Data Sheet
Synchronizer
MT9045
C19o
C1.5o
C2o
C4o
C6o
C8o
C16o
F0o
F8o
F16o
RSP
TSP
April 2003
1

Related parts for MT9045AN

MT9045AN Summary of contents

Page 1

... DPLL Circuit Input TIE Impairment Monitor State Select Feedback HOLDOVER PCCi FLOCK RST Figure 1 - Functional Block Diagram Data Sheet Ordering Information MT9045AN 48 pin SSOP -40°C to +85°C T1/E1/OC3 System Synchronizer VDD VSS Output Interface Circuit State Select Frequency Select MUX FS1 ...

Page 2

MT9045 The MT9045 is compliant with AT&T TR62411 and Bellcore GR-1244-CORE Stratum 3, Stratum 4 Enhanced, and Stratum 4 and ETSI ETS 300 011; and ITU-T G.813 Option 1 for 2048 kbit/s interfaces. It will meet the jitter/wander tolerance, jitter/wander ...

Page 3

Data Sheet Pin Description (continued) Pin # Name 7,17 V Positive Supply Voltage. +3.3V DD 28,35 8 OSCo Oscillator Master Clock (CMOS Output). connected from this pin to OSCi, see Figure 9. Not suitable for driving other devices. For clock ...

Page 4

MT9045 Pin Description (continued) Pin # Name 30 PCCi Phase Continuity Control Input (Input). The signal at this pin affects the state changes between Primary Holdover Mode and Primary Normal Mode, and Primary Holdover Mode and Secondary Normal Mode. The ...

Page 5

Data Sheet Corrector Circuit. The selection is based on the Control, Mode and Reference Selection of the device. See Table 1 and Table 4. Frequency Select MUX Circuit The MT9045 operates with one of four possible input reference frequencies (8kHz, ...

Page 6

MT9045 During a switch from one reference to the other, the State Machine first changes the mode of the device from Normal to Holdover. In Holdover Mode, the DPLL no longer uses the virtual reference signal, but generates an accurate ...

Page 7

Data Sheet Loop Filter - the Loop Filter is similar to a first order low pass filter with a 1.9 Hz cutoff frequency for all four reference frequency selections (8kHz, 1.544MHz, 2.048MHz or 19.44MHz). This filter ensures that the jitter ...

Page 8

MT9045 Figure 5 - Output Interface Circuit Block Diagram The frame pulse outputs (F0o, F8o, F16o, TSP, and RSP) are generated directly from the C16 clock. The T1 and E1 signals are generated from a common DPLL signal. Consequently, all ...

Page 9

Data Sheet All state machine changes occur synchronously on the rising edge of F8o. See the Control and Mode of Operation section for full details. Master Clock The MT9045 can use either a clock or crystal as the master timing ...

Page 10

MT9045 From a reset condition, the MT9045 will take seconds (see AC Electrical Characteristics) of input reference signal to output signals which are synchronized (phase locked) to the reference input. The selection of input references is control ...

Page 11

Data Sheet MT9045 Measures of Performance The following are some synchronizer performance indicators and their corresponding definitions. Intrinsic Jitter Intrinsic jitter is the jitter produced by the synchronizing circuit and is measured at its output measured by applying ...

Page 12

MT9045 Using the above method, the jitter attenuation can be calculated for all combinations of inputs and outputs based on the three jitter transfer functions provided. Note that the resulting jitter transfer functions for all combinations of inputs (8kHz, 1.544MHz, ...

Page 13

Data Sheet Time Interval Error (TIE) TIE is the time delay between a given timing signal and an ideal timing signal. Maximum Time Interval Error (MTIE) MTIE is the maximum peak to peak delay between a given timing signal and ...

Page 14

MT9045 Description Input Controls MS2 MS1 RSEL PCCi Legend Change / Not Valid MTIE State change occurs with TIE Corrector ...

Page 15

Data Sheet MT9045 provides a fast lock pin (FLOCK), which, when set high enables the PLL to lock to an incoming reference within approximately 500 ms. MT9045 and Network Specifications The MT9045 fully meets all applicable PLL requirements (intrinsic jitter/wander, ...

Page 16

MT9045 ± For applications requiring 32ppm clock accuracy, the following clock oscillator module may be used. FOX F7C-2E3-20.0MHz Frequency: 20MHz Tolerance: 25ppm 0C to 70C Rise & Fall Time: 10ns (0.33V 2.97V 15pF) Duty Cycle: 40% to 60% The output ...

Page 17

Data Sheet The crystal should be a fundamental mode type - not an overtone. The fundamental mode crystal permits a simpler oscillator circuit with no additional filter components and is less likely to generate spurious responses. The crystal specification is ...

Page 18

MT9045 Lock Indicator The LOCK pin toggles at a random rate when the PLL is frequency locked to the input reference. In Figure 11 the RC-time-constant circuit can be used to hold the high state of the LOCK pin. Once ...

Page 19

Data Sheet MT9045 Lock A digital alternative to the RC-time-constant circuit is presented in Figure 12. The circuit in Figure 12 can be used to generate a steady lock signal. The circuit monitors the MT9045’s LOCK pin, as long as ...

Page 20

MT9045 Absolute Maximum Ratings* - Parameter 1 Supply voltage 2 Voltage on any pin 3 Current on any pin 4 Storage temperature 5 48 SSOP package power dissipation * Exceeding these values may cause permanent damage. Functional operation under these ...

Page 21

Data Sheet AC Electrical Characteristics - Performance Characteristics 1 Freerun Mode accuracy with OSCi at Holdover Mode accuracy with OSCi at Capture range with OSCi at Phase lock time 11 Output ...

Page 22

MT9045 ALL SIGNALS t t IRF, ORF Figure 13 - Timing Parameter Measurement Voltage Levels AC Electrical Characteristics - Input/Output Timing PRI/SEC 8kHz PRI/SEC 1.544MHz PRI/SEC 2.048MHz PRI/SEC 19.44MHz F8o NOTES: 1. Input to output delay values are valid after ...

Page 23

Data Sheet Characteristics 1 Reference input pulse width high or low 2 Reference input rise or fall time 3 8kHz reference input to F8o delay 4 1.544MHz reference input to F8o delay 5 2.048MHz reference input to F8o delay 6 ...

Page 24

MT9045 F8o F0o F16o t C16o t C8o C4o C2o C6o C1.5o C19o F8o C2o RSP TSP 24 C16WL t C8W C8W t t C4W C4W t C2W t C6W t C6W t C15W t C19W t C19W Figure 15 ...

Page 25

Data Sheet F8o MS1,2, RSEL, PCCi Figure 17 - Input Controls Setup and Hold Timing AC Electrical Characteristics - Intrinsic Jitter Unfiltered Characteristics 1 Intrinsic jitter at F8o (8kHz) 2 Intrinsic jitter at F0o (8kHz) 3 Intrinsic jitter at F16o ...

Page 26

MT9045 AC Electrical Characteristics - C2o (2.048MHz) Intrinsic Jitter Filtered Characteristics 1 Intrinsic jitter (4Hz to 100kHz filter) 2 Intrinsic jitter (10Hz to 40kHz filter) 3 Intrinsic jitter (8kHz to 40kHz filter) 4 Intrinsic jitter (10Hz to 8kHz filter) † ...

Page 27

Data Sheet AC Electrical Characteristics - 1.544MHz Input to 1.544MHz Output Jitter Transfer Characteristics 1 Jitter attenuation for 1Hz@20UIpp input 2 Jitter attenuation for 1Hz@104UIpp input 3 Jitter attenuation for 10Hz@20UIpp input 4 Jitter attenuation for 60Hz@20UIpp input 5 Jitter ...

Page 28

MT9045 AC Electrical Characteristics - 2.048MHz Input to 2.048MHz Output Jitter Transfer Characteristics 1 Jitter at output for 1Hz@3.00UIpp input with 40Hz to 100kHz filter 2 3 Jitter at output for 3Hz@2.33UIpp input with 40Hz to 100kHz filter 4 5 ...

Page 29

Data Sheet AC Electrical Characteristics - 8kHz Input Jitter Tolerance Characteristics 1 Jitter tolerance for 1Hz input 2 Jitter tolerance for 5Hz input 3 Jitter tolerance for 20Hz input 4 Jitter tolerance for 300Hz input 5 Jitter tolerance for 400Hz ...

Page 30

MT9045 AC Electrical Characteristics - 2.048MHz Input Jitter Tolerance Characteristics 1 Jitter tolerance for 1Hz input 2 Jitter tolerance for 5Hz input 3 Jitter tolerance for 20Hz input 4 Jitter tolerance for 300Hz input 5 Jitter tolerance for 400Hz input ...

Page 31

Data Sheet 23. OSCi Master Clock jitter is less than 2nspp, or 0.04UIpp where1UIpp=1/20MHz. 24. Jitter on reference input is less than 7nspp. 25. Applied jitter is sinusoidal. 26. Minimum applied input jitter magnitude to regain synchronization. 27. Loss of ...

Page 32

MT9045 32 Zarlink Semiconductor Inc. Data Sheet ...

Page 33

Zarlink Semiconductor 2003 All rights reserved. ISSUE ACN DATE APPRD. Package Code Previous package codes ...

Page 34

For more information about all Zarlink products Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors ...

Related keywords