D63GS NEC, D63GS Datasheet
D63GS
Available stocks
Related parts for D63GS
D63GS Summary of contents
Page 1
SINGLE-CHIP MICROCONTROLLER FOR INFRARED REMOTE CONTROL TRANSMISSION DESCRIPTION Equipped with low-voltage 1.8 V operation, a carrier generation circuit for infrared remote control transmission, a standby release function through key entry, and a programmable timer, the PD63, 63A, and ...
Page 2
... SOP (300 mil) PD64MC- -5A4 20-pin plastic SSOP (300 mil) Remark indicates ROM code suffix. PIN CONFIGURATION (TOP VIEW) 20-pin Plastic SOP (300 mil) • PD63GS- • PD63AGS- • PD64GS- 20-pin Plastic SSOP (300 mil) • PD64MC- -5A4 Caution The pin numbers of K ...
Page 3
BLOCK DIAGRAM CARRIER REM GENERATOR 9-bit S /LED 1 TIMER LIST OF FUNCTIONS Item ROM capacity RAM capacity Stack I/O pins Number of keys Clock frequency Instruction execution time Carrier frequency Timer POC circuit Supply voltage Operating ambient temperature ...
Page 4
PIN FUNCTIONS ......................................................................................................................... 1.1 List of Pin Functions ......................................................................................................................... 1.2 INPUT/OUTPUT Circuits of Pins ...................................................................................................... 1.3 Dealing with Unused Pins ................................................................................................................ 2. INTERNAL CPU FUNCTIONS .................................................................................................... 2.1 Program Counter (PC) ...................................................................................................................... 2.2 Stack Pointer (SP) ............................................................................................................................. 2.3 Address ...
Page 5
INSTRUCTION SET .................................................................................................................... 30 9.1 Machine Language Output by Assembler ....................................................................................... 30 9.2 Circuit Symbol Description .............................................................................................................. 31 9.3 Mnemonic to/from Machine Language (Assembler Output) Contrast Table ............................... 32 9.4 Accumulator Operation Instructions ............................................................................................... 36 9.5 Input/Output Instructions ...
Page 6
... Refers to the infrared remote control transmission output. The output is active high. Carrier frequency Refers to the power supply These pins are connected to system clock ceramic OUT 8 X resonators. IN Refers to the ground. 9 GND Normally, this pin is a system reset input. By inputting ...
Page 7
INPUT/OUTPUT Circuits of Pins The input/output circuits of the PD63 pins are shown in partially simplified forms below. ( I/O0 I/O7 Output data latch output disable Note The drive capability is held low. ( ...
Page 8
... Dealing with Unused Pins The following connections are recommended for unused pins. Pin K INPUT mode I/O OUTPUT mode REM S /LED Note RESET Note If the circuit is an applied one requiring high reliability, be sure to design it in such a manner that the RESET signal is entered externally ...
Page 9
INTERNAL CPU FUNCTIONS 2.1 Program Counter (PC): 10 Bits Refers to the binary counter that holds the address information of the program memory. PC The program counter contains the address of the instruction that should be executed next. ...
Page 10
Program Memory (ROM): 512 steps The ROM consists of 10 bits per step, and is addressed by the program counter. The program memory stores programs and table data, etc. The 22 steps from 3EAH to 3FFH cannot be ...
Page 11
Data Pointer (DP): 10 Bits The ROM data table can be referenced by setting the ROM address in the data pointer to call the ROM contents. The low-order 8 bits of the ROM address are specified by R0 ...
Page 12
Arithmetic and Logic Unit (ALU): 4 Bits The arithmetic and logic unit (ALU), which refers to an arithmetic circuit consisting of 4 bits, executes simple manipulations with priority given to logical operations. 2.9 Flags 2.9.1 Status flag (F) ...
Page 13
Carry flag (CY) The carry flag is set ( the following cases: • If the ANL instruction or the XRL instruction is executed when bit 3 of the accumulator is “1” and bit 3 of the ...
Page 14
PORT REGISTERS (PX) The K port, the K port, the special ports (S I reset, port register values are shown below I/O7 I/O6 I/ ...
Page 15
... INPUT mode only. I/O Caution During double pressing of a key, a high-level output and a low-level output may coincide with each other at the K low. Therefore, be careful when using the K The K port is so designed that, even when connected directly to V I/O voltage range (V Bit Name b ...
Page 16
... When in INPUT mode, software can be used to set the availability of the pull-down resistor of the S S /LED ports in 2-bit units by means of bit 4 of the P4 register. 1 When in OUTPUT mode, the pull-down resistor is automatically disconnected thus becoming the remote control transmission display pin (refer to 4. TIMER). When reset placed in OUTPUT mode, and high level is output. 16 Table 3-3 ...
Page 17
Control Register 0 (P3) Control register 0 consists of 8 bits. The contents that can be controlled are as shown below. When reset, the register becomes 0000 0011B. Bit Name Set value When reset ...
Page 18
... Specifies the availability of the pull-down resistor “1” (available Specifies the availability of the pull-down resistor “1” (available). Remark In OUTPUT mode or in OFF mode, all the pull-down resistors are automatically disconnected. 18 Table 3-6. Control Register 1 (P4 — ...
Page 19
TIMER 4.1 Timer Configuration The timer is the block used for creating a remote control transmission pattern. As shown in Figure 4-1, it consists of a 9-bit down counter (t S /LED 1 Carrier synchronous circuit REM to ...
Page 20
Timer Operation The timer starts (counting down) when a value other than 0 is set for the down counter with a timer operation instruction. The timer operation instructions for making the timer start operation are shown below: MOV ...
Page 21
Carrier Output The carrier for remote-controlled transmission can be output from the REM pin by clearing (to 0) bit 2 of the control register 0. As shown in Figure 4-3, in the case where the timer stops when ...
Page 22
STANDBY FUNCTION 5.1 Outline of Standby Function To save current consumption, two types of standby modes, i.e., HALT mode and STOP mode, are made available. In STOP mode, the system clock stops oscillation. At this time, the X ...
Page 23
Standby Mode Setup and Release The standby mode is set with the HALT #b standby mode to be set, the status flag (F) is required to have been cleared (to 0). The standby mode is released by the ...
Page 24
... At this time, if the release condition is not held, the device goes into STOP mode again after the wait time has elapsed. Therefore, when releasing the STOP mode necessary to hold the release condition longer than the wait time. 24 ...
Page 25
RESET Clock (2) HALT Mode Release Timing Standby release signal Clock RESET Clock Figure 5-2. STOP Mode Release by RESET Input HALT instruction (STOP mode) (246 to 694)/f OPERATING STOP mode mode Reset HALT mode Oscillation Oscillation stopped Figure ...
Page 26
... RESET The RESET pin outputs low level when the POC circuit (mask option operation. Caution When connecting a reset IC to the RESET pin, ensure that the the N-ch open drain output type. • RESET Input in Operation Hardware • ...
Page 27
POC CIRCUIT (MASK OPTION) The POC circuit monitors the power supply voltage and applies an internal reset in the microcontroller at the time of battery replacement. If the applied circuit satisfies the following conditions, the POC circuit can ...
Page 28
... POC-detected voltage). Whether this condition is being met or not can be checked by measuring the oscillation status on a product which actually contains a POC circuit, as follows. <1> Connect a storage oscilloscope to the X <2> Connect a power supply whose output voltage can be varied and then gradually raise the power supply voltage V from 0 V (making sure to avoid V ...
Page 29
SYSTEM CLOCK OSCILLATION CIRCUIT The system clock oscillation circuit consists of oscillation circuits for ceramic resonators (f Ceramic resonator The system clock oscillation circuit stops its oscillation when reset or in STOP mode. Caution When using the system ...
Page 30
INSTRUCTION SET 9.1 Machine Language Output by Assembler The bit length of the machine language of this product is 10 bits per word. However, the machine language that is output by the assembler is extended to 16 bits ...
Page 31
Circuit Symbol Description A : Accumulator ASR : Address Stack Register addr : Program memory address CY : Carry flag data4 : 4-bit immediate data data8 : 8-bit immediate data data10 : 10-bit immediate data F : Status ...
Page 32
Mnemonic to/from Machine Language (Assembler Output) Contrast Table Accumulator Operation Instructions Instruction Code Mnemonic Operand 1st Word ANL A, R0n FBEn A, R1n FAEn A, @R0H FAF0 A, @R0L FBF0 A, #data4 FBF1 ORL A, R0n FDEn A, ...
Page 33
Input/output Instructions Mnemonic Operand 1st Word IN A, P0n FFF8 + n A, P1n FEF8 + n OUT P0n, A E5F8 + n P1n, A E4F8 + n ANL A, P0n FBF8 + n A, P1n FAF8 + n ...
Page 34
Branch Instructions Instruction Code Mnemonic Operand 1st Word JMP addr (Page 0) E8F1 addr (Page 1) E9F1 JC addr (Page 0) ECF1 addr (Page 1) EAF1 JNC addr (Page 0) EDF1 addr (Page 1) EBF1 JF addr (Page 0) ...
Page 35
Others Mnemonic Operand 1st Word HALT #data4 E2F1 STTS #data4 E3F1 R0n E3En SCAF FAF3 NOP E0E0 Instruction Code Operation 2nd Word 3rd Word data4 Standby mode data4 if statuses match F else statuses match F ...
Page 36
Accumulator Operation Instructions ANL A, R0n ANL A, R1n <1> Instruction code : <2> Cycle count : 1 <3> Function : (A) CY The accumulator contents and the register Rmn contents are ANDed and the results are entered ...
Page 37
ORL A, R0n ORL A, R1n <1> Instruction code : <2> Cycle count <3> Function The accumulator contents and the register Rmn contents are ORed and the results are entered in the accumulator. ORL A, @R0H ORL A, @R0L ...
Page 38
XRL A, @R0H XRL A, @R0L <1> Instruction code : <2> Cycle count : 1 <3> Function : (A) CY (A) CY The accumulator contents and the program memory contents specified with the control register P13 and register pair ...
Page 39
Input/Output Instructions IN A, P0n IN A, P1n <1> Instruction code : <2> Cycle count <3> Function The port Pmn data is loaded (read) onto the accumulator. OUT P0n, A OUT P1n, A <1> Instruction code : <2> ...
Page 40
OUT Pn, #data8 <1> Instruction code : : <2> Cycle count : 1 <3> Function : (Pn) The immediate data is transferred to port Pn. In this case, port Pn refers to P 9.6 Data Transfer Instruction MOV A, ...
Page 41
MOV R0n, A MOV R1n, A <1> Instruction code : <2> Cycle count <3> Function The accumulator contents are transferred to register Rmn. MOV Rn, #data8 <1> Instruction code : <2> Cycle count <3> Function The immediate data is ...
Page 42
... Branch Instructions The program memory consists of pages in steps of 1K (000H to 3FFH). However, as the assembler automatically performs page optimization unnecessary to designate pages. The pages allowed for each product are as follows. PD63 (ROM: 0.5K steps) PD63A (ROM: 0.75K steps): page 0 PD64 (ROM: 1K steps) ...
Page 43
... Subroutine Instructions The program memory consists of pages in steps of 1K (000H to 3FFH). However, as the assembler automatically performs page optimization unnecessary to designate pages. The pages allowed for each product are as follows. PD63 (ROM: 0.5K steps) PD63A (ROM: 0.75K steps): page 0 PD64 (ROM: 1K steps) ...
Page 44
Timer Operation Instructions MOV A, T0 MOV A, T1 <1> Instruction code : <2> Cycle count : 1 <3> Function : (A) CY The timer Tn contents are transferred to the accumulator. T1 corresponds ...
Page 45
MOV T, @R0 <1> Instruction code : <2> Cycle count <3> Function Transfers the program memory contents to the timer register T (t P13 and the register pair R The program memory, which consists of 10 bits, is placed ...
Page 46
STTS #data4 <1> Instruction code : : <2> Cycle count : 1 <3> Function : if statuses match F else F Compares the the statuses coincides with the bits that have been set, ...
Page 47
... ASSEMBLER RESERVED WORDS 10.1 Mask Option Directives When creating the PD63 program necessary to use a mask option directive in the assembler’s source program to specify a mask option. 10.1.1 OPTION and ENDOP directives From the OPTION directive on to the ENDOP directive are called the mask option definition block. The format ...
Page 48
ELECTRICAL SPECIFICATIONS Absolute Maximum Ratings (T Parameter Symbol Power supply voltage V DD Input voltage V I Output voltage V O Note High-level output current I OH Note Low-level output current I OL Operating ambient T A temperature ...
Page 49
DC Characteristics (T A Parameter High-level input voltage Low-level input voltage High-level input leakage current Low-level input leakage current High-level output voltage Low-level output voltage High-level output current Low-level output current Built-in pull-up resistor Built-in pull-down resistor Data hold ...
Page 50
AC Characteristics (T = –40 to +85 ˚ Parameter Symbol Command execution time high-level width RESET low-level width t RSL Note 10 + 52/f + ...
Page 51
... Test Conditions 2 –40 to +85 ˚C) A Recommended Constant Part Number C1 [pF] C2 [pF Unnecessary (C-containing type) Unnecessary (C-containing type Unnecessary (C-containing type) PD63, 63A 1 MIN. TYP. MAX. 2.4 3.64 4.0 2.4 3.64 8.0 Power Supply Note Voltage [V] Remark MIN. MAX. 0 1.8 3.6 0 1.8 3 ...
Page 52
... C2 [pF MIN 1 1.8 Unnecessary 0 1.8 (C-containing type 1.8 Unnecessary 0 1.8 (C-containing type 2.2 Unnecessary 0 2.2 (C-containing type 2 1.8 Unnecessary 0 1.8 (C-containing type 1.8 Unnecessary 0 1.8 (C-containing type 2.2 Unnecessary 0 2.2 (C-containing type OUT PD63, 63A, 64 (2/2) Note Remark MAX. 3.6 3.6 3.6 3.6 3.6 3.6 3.6 3.6 3.6 Surface-mount type 3.6 3.6 3.6 3.6 3.6 ...
Page 53
CHARACTERISTIC CURVE (REFERENCE VALUES 1.8 1.6 1.4 1.2 1.0 OPERATING mode 0.8 0.6 0.4 0 1.8 2 Power supply voltage ...
Page 54
I ° 320 280 240 200 160 120 80 40 0.6 1.2 1.8 0 Low-level output voltage 3 –15 –14 –13 ...
Page 55
... APPLIED CIRCUIT EXAMPLE Example of Application to System · Remote-control transmitter (40 keys; mode selection switch accommodated · Remote-control transmitter (48 keys accommodated) + Remark When the POC circuit of the mask option is used effectively not necessary to connect the capacitor enclosed in the dotted lines I/O6 I/ ...
Page 56
PACKAGE DRAWINGS 20 PIN PLASTIC SOP (300 mil NOTE Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition. Remark The ...
Page 57
PIN PLASTIC SSOP (300 mil NOTE Each lead centerline is located within 0. its true position (T.P.) at maximum material condition. Remark The dimensions and materials of the ES model are the same ...
Page 58
... Technology Manual (C10535E). For soldering methods and conditions other than the recommended conditions, please consult one of our NEC sales representatives. Table 15-1. Soldering Conditions for Surface-Mount Type (1) PD63GS- : 20-pin plastic SOP (300 mil) PD63AGS- : 20-pin plastic SOP (300 mil) PD64GS- : 20-pin plastic SOP (300 mil) ...
Page 59
APPENDIX A. DEVELOPMENT TOOLS An emulator is provided for the PD63, 63A, and 64. Hardware • Emulator (EB-6133 It is used to emulate the PD63, 63A, and 64. Note This is a product of Naito Densei Machida Mfg. Co., ...
Page 60
APPENDIX B. FUNCTIONAL COMPARISON BETWEEN PD63 SUBSERIES AND OTHER SUBSERIES Item ROM capacity 512 RAM capacity 32 4 bits Stack 1 level (multiplexed with RF of RAM) Key matrix keys S (S-IN) input Read by ...
Page 61
... APPENDIX C. EXAMPLE OF REMOTE-CONTROL TRANSMISSION FORMAT (in the case of NEC transmission format in command one-shot transmission mode) Caution When using the NEC transmission format, please apply for a custom code at NEC. (1) REM output waveform (From <2> on, the output is made only when the key is kept pressed.) REM output 58 ...
Page 62
... Leader code Custom code Caution To prevent malfunction with other systems when receiving data in the NEC transmission format, not only fully decode (make sure to check Data Code as well) the total 32 bits of the 16-bit custom codes (Custom Code, Custom Code’) and the 16-bit data codes (Data Code, Data Code) but also check to make sure that no signals are present ...
Page 63
PD63, 63A ...
Page 64
PD63, 63A, 64 ...
Page 65
PD63, 63A ...
Page 66
... HANDLING OF UNUSED INPUT PINS FOR CMOS Note: No connection for CMOS device inputs can be cause of malfunction connection is provided to the input pins possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry ...
Page 67
... Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify: • Device availability • Ordering information • Product release schedule • ...
Page 68
... The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative. ...