74AC74SCX Fairchild Semiconductor, 74AC74SCX Datasheet
74AC74SCX
Specifications of 74AC74SCX
74AC74SCXTR
Available stocks
Related parts for 74AC74SCX
74AC74SCX Summary of contents
Page 1
... N14A Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number. All packages are lead free per JEDEC: J-STD-020B standard. ©1988 Fairchild Semiconductor Corporation 74AC74, 74ACT74 Rev. 1.6.1 General Description The AC/ACT74 is a dual D-type flip-flop with Asynchro- nous Clear and Set inputs and complementary (Q, Q) outputs ...
Page 2
... Direct Clear Inputs Direct Set Inputs Outputs Truth Table (Each Half HIGH Voltage Level L LOW Voltage Level X Immaterial LOW-to-HIGH Clock Transition Previous Q (Q) before LOW-to-HIGH Transition of Clock 0 0 ©1988 Fairchild Semiconductor Corporation 74AC74, 74ACT74 Rev. 1.6.1 Logic Symbols Inputs IEEE/IEC Outputs ...
Page 3
... Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. ©1988 Fairchild Semiconductor Corporation 74AC74, 74ACT74 Rev. 1.6.1 3 www.fairchildsemi.com ...
Page 4
... V Output Voltage O T Operating Temperature Minimum Input Edge Rate, AC Devices: V from 30 Minimum Input Edge Rate, ACT Devices: V from 0.8V to 2.0V ©1988 Fairchild Semiconductor Corporation 74AC74, 74ACT74 Rev. 1.6.1 Parameter Parameter , V @ 3.3V, 4.5V, 5. 4.5V, 5. Rating –0.5V to +7.0V –20mA +20mA –0. 0.5V CC – ...
Page 5
... Notes: 1. All outputs loaded; thresholds on input associated with output under test. 2. Maximum test duration 2.0ms, one output loaded at a time and I @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5. ©1988 Fairchild Semiconductor Corporation 74AC74, 74ACT74 Rev. 1.6.1 T +25° (V) Conditions Typ ...
Page 6
... CCT CC I Minimum Dynamic OLD (5) Output Current I OHD I Maximum Quiescent CC Supply Current Notes: 4. All outputs loaded; thresholds on input associated with output under test. ©1988 Fairchild Semiconductor Corporation 74AC74, 74ACT74 Rev. 1.6.1 T +25° (V) Conditions Typ. 4.5 V 0.1V or 1.5 OUT V – 0.1V 5 ...
Page 7
... Hold Time, HIGH or LOW Pulse Width Recovery Time, C rec Dn Note: 6. Voltage range 3.3 is 3.3V ± 0.3V. Voltage range 5.0 is 5.0V ± 0.5V. ©1988 Fairchild Semiconductor Corporation 74AC74, 74ACT74 Rev. 1.6.1 T +25° 50pF L (6) V (V) Min. Typ. CC 3.3 100 125 5.0 140 160 3.3 3 ...
Page 8
... Pulse Width Recovery Time, C rec Dn Note: 8. Voltage range 5.0 is 5.0V ± 0.5V. Capacitance Symbol Parameter C Input Capacitance IN C Power Dissipation Capacitance PD ©1988 Fairchild Semiconductor Corporation 74AC74, 74ACT74 Rev. 1.6.1 T +25° (8) V (V) Min. Typ. CC 5.0 145 210 5.0 3.0 5.5 n 5.0 3 ...
Page 9
... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...
Page 10
... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...
Page 11
... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...
Page 12
... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...
Page 13
... TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended exhaustive list of all such trademarks. ® ACEx Build it Now™ CorePLUS™ CROSSVOLT™ CTL™ Current Transfer Logic™ ...