MM74HCT574WM Fairchild Semiconductor, MM74HCT574WM Datasheet

IC FLIP FLOP OCTAL D 3ST 20-SOIC

MM74HCT574WM

Manufacturer Part Number
MM74HCT574WM
Description
IC FLIP FLOP OCTAL D 3ST 20-SOIC
Manufacturer
Fairchild Semiconductor
Series
74HCTr
Type
D-Type Busr
Datasheet

Specifications of MM74HCT574WM

Function
Standard
Output Type
Tri-State Non Inverted
Number Of Elements
1
Number Of Bits Per Element
8
Frequency - Clock
33MHz
Delay Time - Propagation
18ns
Trigger Type
Positive Edge
Current - Output High, Low
7.2mA, 7.2mA
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MM74HCT574WM
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
MM74HCT574WMX
Manufacturer:
Fairchild Semiconductor
Quantity:
1 970
Part Number:
MM74HCT574WMX
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
© 2005 Fairchild Semiconductor Corporation
MM74HCT573WM
MM74HCT573SJ
MM74HCT573MTC
MM74HCT573N
MM74HCT574WM
MM74HCT574SJ
MM74HCT574MTC
MM74HCT574N
MM74HCT573 • MM74HCT574
Octal D-Type Latch • 3-STATE Octal D-Type Flip-Flop
General Description
The
MM74HCT574 octal D-type flip-flop advanced silicon-gate
CMOS technology, which provides the inherent benefits of
low power consumption and wide power supply range, but
are LS-TTL input and output characteristic and pin-out
compatible. The 3-STATE outputs are capable of driving 15
LS-TTL loads. All inputs are protected from damage due to
static discharge by internal diodes to V
When the MM74HCT573 Latch Enable input is HIGH, the
Q outputs will follow the D inputs. When the Latch Enable
goes LOW, data at the D inputs will be retained at the out-
puts until Latch Enable returns HIGH again. When a high
logic level is applied to the Output Control input, all outputs
go to a high impedance state, regardless of what signals
are present at the other inputs and the state of the storage
elements.
The MM74HCT574 are positive edge triggered flip-flops.
Data at the D inputs, meeting the setup and hold time
requirements, are transferred to the Q outputs on positive
going transitions of the Clock (CK) input. When a high logic
level is applied to the Output Control (OC) input, all outputs
go to a high impedance state, regardless of what signals
are present at the other inputs and the state of the storage
elements.
The MM74HCT devices are intended to interface between
TTL and NMOS components and standard CMOS devices.
These parts are also plug in replacements for LS-TTL
devices and can be used to reduce power consumption in
existing designs.
Ordering Codes:
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Order Number
MM74HCT573
Package Number
octal
MTC20
MTC20
M20B
M20D
M20B
M20D
N20A
N20A
D-type
CC
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
and ground.
latches
DS010627
and
Features
TTL input characteristic compatible
Typical propagation delay: 18 ns
Low input current: 1
Low quiescent current: 80
Compatible with bus-oriented systems
Output drive capability: 15 LS-TTL loads
Package Description
P
A maximum
P
A maximum
February 1990
Revised May 2005
www.fairchildsemi.com

Related parts for MM74HCT574WM

MM74HCT574WM Summary of contents

Page 1

... MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide MM74HCT573N N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide MM74HCT574WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide MM74HCT574SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide ...

Page 2

Connection Diagrams Top View MM74HCT573 Top View MM74HCT574 www.fairchildsemi.com Truth Tables MM74HCT573 Output LE Data Control HIGH Level L LOW Level Q Level of output before steady-state ...

Page 3

Absolute Maximum Ratings (Note 2) Supply Voltage ( Input Voltage ( Output Voltage (V ) OUT Clamp Diode Current ( Output Current, per pin (I ) ...

Page 4

AC Electrical Characteristics q 5.0V ns (unless otherwise specified Symbol Parameter t Maximum Propagation Delay PHL t Data to Output PLH t Maximum Propagation Delay PHL t Latch Enable ...

Page 5

AC Electrical Characteristics q 5.0V ns Symbol Parameter f Maximum Clock Frequency MAX t Maximum Propagation Delay PHL t to Output PLH t Maximum Enable Propagation Delay PZH t ...

Page 6

Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide www.fairchildsemi.com Package Number M20B 6 ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D 7 www.fairchildsemi.com ...

Page 8

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide www.fairchildsemi.com Package Number MTC20 8 ...

Page 9

Physical Dimensions Physical Dimensions inches (millimeters) unless otherwise noted (Continued) inches (millimeters) unless otherwise noted (Continued) 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent ...

Related keywords