isl6590dr Intersil Corporation, isl6590dr Datasheet
isl6590dr
Related parts for isl6590dr
isl6590dr Summary of contents
Page 1
... Ld 9x9 QFN package • QFN Package Option - QFN Compliant to JEDEC PUB95 MO-220 QFN - Quad Flat No Leads - Product Outline - QFN Near Chip Scale Package Footprint; Improves PCB Efficiency, Thinner in Profile. Ordering Information PART NUMBER ISL6590DR 49 TEST 2 48 ATRL SOC ERR VDD_IO ...
Page 2
Typical Application Circuit 3.3 V 1.8 V VDD_IO VDD_CORE ERR SOC VID[0:5] SCLK SDATA PWRGD SYSCLK OUTEN PWM IDIG NDRIVE ARX ATX ISL6590 ATRH ATRL OSC_IN OSC_OUT PWM IDIG NDRIVE TEST1 TEST2 TEST3 TEST4 MDO MDI MCS MCLK PWM IDIG ...
Page 3
Absolute Maximum Ratings Supply Voltage (VDD_IO ...
Page 4
Electrical Specifications Operating Conditions: V PARAMETER POWER-ON RESET AND ENABLE POR Threshold OUTEN Threshold OUTEN Rising OUTEN Falling OSCILLATOR Adjustment Range Max Duty Cycle NOTE: 1. Reserved for note. Block Diagram Ext_Reset POR Asynchronous ATX Serial ...
Page 5
Pin Descriptions PIN NO. PIN NAME TYPE 1 OUTEN Input 2-7 VID[0:5] Input 8, 21, 39, 57 VDD_CORE Power 9 PWRGD Output 10, 25, 42, VDD_IO Power 44 MCLK Output 12 MDO Output 13 MDI Input 14 MCS ...
Page 6
General Description The ISL6590 is a multiphase digital controller optimized for microprocessor core voltage generation in the 0.8375Vdc - 1.600Vdc output range and high current loading up to 150A with a 12Vdc input intended to be used as ...
Page 7
OFFSET BINARY V ERR (FROM ERR SIGNAL - ISL6580 VOLTAGE ADC) 6-BIT SERIAL IDIG 1 IDIG 2 IDIG 3 IDIG 4 IDIG 5 IDIG 6 ISHARE ATRH ATRL (FROM ISL6580 ATRH AND ATRL SIGNALS) Block Diagram Details Feedback Control ...
Page 8
Voltage ADC (ISL6580) Each of the ISL6580s contain a 6-bit voltage ADC that can be used to measure the difference between the core voltage at the output and a reference voltage that is set by the VID information. The ...
Page 9
VID Map TABLE 1. VOLTAGE IDENTIFICATION (VID) V (V) VID5 VID4 VID3 OUT 0.8375 0.8500 0.8625 0.8750 0.8875 0.9000 0.9125 0 0 ...
Page 10
PID Feedback Control PID block not only performs each of the basic Proportional, Integral, and Differential compensation components, it also includes a Low Pass Filter (LPF) to help reduce high frequency noise and a transient recovery path to help transient ...
Page 11
Non- Volatile Memory map. FIGURE 4. EEPROM DATA READ TIMING TABLE 6. EEPROM DATA READ TIMING TIMING NAME PARAMETER Data Setup t DSU Data Hold t DH FIGURE 5. EEPROM DATA ...
Page 12
ISL6590 Data Write Protocol 5 clocks 5 clocks CLK DATA Start Address: Address: DeviceID Register ISL6590 Data Read Protocol 5 clocks 5 clocks SCLK SDATA Start Address: DeviceID Address: Register 12 ISL6590 8 Clocks R/W Dead Ack Data Byte (to ...
Page 13
ASYNCHRONOUS ATX SERIAL INTERFACE ARX (ASI) Backside Serial Bus (BSB) The transfer of data on the BSB consists of a start bit bits, 5 memory address bits, a read/write bit, an address acknowledge bit, 8 data bits, a ...
Page 14
Address Cycle Address Cycle 10 clocks 10 clocks SCLK SCLK SDATA SDATA Start Start Configcall Configcall "0000000000" "0000000000" PWM1 PWM1 ("ID" register enable) ("ID" register enable) MHz Power IC Configuration Process First the master will initiate “config call” by sending ...
Page 15
Loop Compensation Any closed loop system must be designed to insure stability (prevent oscillation) and provide correct response to external events such as load transients. The output of a buck regulator has an inherent, low pass filter formed by the ...
Page 16
Adjusting The Digital PID FIGURE 16. DIGITAL PID COMPENSATOR Frequency response of the digital PID compensator is determined by the Kp, Ki, Kd factors. These factors are stored in nonvolatile memory and are loaded in the controller at power on ...
Page 17
Frequency (in KHz) FIGURE 20. PID COMPENSATOR FREQUENCY RESPONSE 60 40 Loop Phase 20 0 -20 -40 -60 -80 -100 -120 1 10 100 Frequency (in KHz) FIGURE 21. FREQUENCY ...
Page 18
FIGURE 23. PRIMARION POWERCODE LOADLINE AND ATR SETTINGS FIGURE 24. PRIMARION POWERCODE LOOP RESPONSE SETTINGS 18 ISL6590 FIGURE 25. PRIMARION POWERCODE MONITOR WINDOW FIGURE 26. PRIMARION POWERCODE DESIGN INPUTS FIGURE 27. PRIMARION POWERCODE DUTY CYCLE LIMIT SELECTION ...
Page 19
Register Description Tables ADDRESS RANGE VOLATILE MEMORY 0000 - 01FF General Control Registers 0000 Part Number (ASCII character #1) 0001 Part Number (ASCII character #2) 0002 Part Number (ASCII character #3) 0003 Part Number (ASCII character #4) 0004 Version Number ...
Page 20
ADDRESS RANGE 020A VID_IN_SOFT 020B Alive Found 020D Reserved 020E VCODE_IN 020F VCODE_OUT 0210 Enumeration Control 0211 Enumeration Done 0212 VID_IN (from VID pins) 0213 OUTEN (from OUTEN pin) 0214 PWRGD 0215 VID_OUT 0216 Voltage Error 0217 Average Peak Channel ...
Page 21
ADDRESS RANGE 0401 Reserved 0402 HFWND (High ATR Window) 0403 LFWND (Low ATR Window) 0404 VID (7 bit Voltage Identification) 0405 ILIM (Current Limit) 0406 TSD (Thermal Shutdown) 0407 Reserved 0408 TEST 0409 ENABLE1 (Block Enables LSB) 040A ENABLE2 (Block ...
Page 22
ADDRESS RANGE 0809 A/D ID 080A WCOMP ID 080B OUVP ID 080C MG Poll Priority 080D State Control 080E Reserved 080F Phases to be Used 0810 POR Wait 0811 Regulation Window 0812 Regulation Time 0813 Voltage Calibration Maximum 0814 Reserved ...
Page 23
... Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...
Page 24
Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP D D1 INDEX 1 AREA TOP VIEW 0. SEATING SIDE VIEW ...