st62t62c STMicroelectronics, st62t62c Datasheet - Page 27

no-image

st62t62c

Manufacturer Part Number
st62t62c
Description
8-bit Otp/eprom Mcus With A/d Converter, Safe Reset, Auto-reload Timer And Eeprom
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
st62t62c3
Manufacturer:
ST
0
Part Number:
st62t62c6
Manufacturer:
ST
0
Part Number:
st62t62c6
Manufacturer:
ST
Quantity:
20 000
Part Number:
st62t62c6.
Manufacturer:
ST
0
Part Number:
st62t62cB6
Manufacturer:
ST
0
Part Number:
st62t62cM3
Manufacturer:
ST
0
Company:
Part Number:
st62t62cM6
Quantity:
1 176
Part Number:
st62t62cN6TR
Manufacturer:
ST
Quantity:
20 000
DIGITAL WATCHDOG (Cont’d)
The Watchdog is associated with a Data space
register (Digital WatchDog Register, DWDR, loca-
tion 0D8h) which is described in greater detail in
Section 3.3.1 Digital Watchdog Register
This register is set to 0FEh on Reset: bit C is
cleared to “0”, which disables the Watchdog; the
timer downcounter bits, T0 to T5, and the SR bit
are all set to “1”, thus selecting the longest Watch-
dog timer period. This time period can be set to the
user’s requirements by setting the appropriate val-
ue for bits T0 to T5 in the DWDR register. The SR
bit must be set to “1”, since it is this bit which gen-
erates the Reset signal when it changes to “0”;
clearing this bit would generate an immediate Re-
set.
It should be noted that the order of the bits in the
DWDR register is inverted with respect to the as-
sociated bits in the down counter: bit 7 of the
DWDR register corresponds, in fact, to T0 and bit
2 to T5. The user should bear in mind the fact that
these bits are inverted and shifted with respect to
the physical counter bits when writing to this regis-
ter. The relationship between the DWDR register
bits and the physical implementation of the Watch-
dog timer downcounter is illustrated in
Only the 6 most significant bits may be used to de-
fine the time period, since it is bit 6 which triggers
the Reset when it changes to “0”. This offers the
user a choice of 64 timed periods ranging from
3,072 to 196,608 clock cycles (with an oscillator
frequency of 8MHz, this is equivalent to timer peri-
ods ranging from 384 µs to 24.576ms).
Figure
(DWDR).
17..
Figure 17. Watchdog Counter Control
D0
D1
D2
D3
D4
D5
D6
D7
ST62T52C ST62T62C/E62C
2
8
SR
T5
T4
T3
T2
T1
T0
C
OSC 12
RESET
VR02068A
27/78

Related parts for st62t62c