st62t65cm-auto STMicroelectronics, st62t65cm-auto Datasheet - Page 32

• Manufacturer Part Number: st62t65cm-auto
• Description: 8-bit Otp/eprom/fastrom Mcus With A/d Converter, Safe Reset, Auto-reload Timer, Eeprom And Spi
• Manufacturer: STMicroelectronics

ST62T55CM-Auto ST62T65CM-Auto
INTERRUPTS (Cont’d)
3.4.3 Interrupt Option Register (IOR)
The Interrupt Option Register (IOR) is used to en-
able/disable the individual interrupt sources and to
select the operating mode of the external interrupt
inputs. This register is write-only and cannot be
accessed by single-bit operations.
Address: 0C8h — Write Only
Reset status: 00h
Bit 7, Bits 3-0 = Unused.
Bit 6 = LES: Level/Edge Selection bit.
When this bit is set to one, the interrupt source #1
is level sensitive. When cleared to zero the edge
sensitive mode for interrupt request is selected.
Table 9Interrupt Requests and Mask Bits
32/79
GENERAL
TIMER
A/D CONVERTER
AR TIMER
SPI
Port PAn
Port PBn
Port PCn
7
-
Peripheral
LES
ESB
IOR
TSCR1
ADCR
ARMC
SPIMOD
ORPA-DRPA
ORPB-DRPB
ORPC-DRPC
GEN
Register
-
-
C8h
D4h
D1h
D5h
E2h
C0h-C4h
C1h-C5h
C2h-C6h
Address
Register
-
0
-
GEN
ETI
EAI
OVIE
CPIE
EIE
SPIE
ORPAn-DRPAn
ORPBn-DRPBn
ORPCn-DRPCn
Mask bit
Bit 5 = ESB: Edge Selection bit.
The bit ESB selects the polarity of the interrupt
source #2.
Bit 4 = GEN: Global Enable Interrupt. When this bit
is set to one, all interrupts are enabled. When this
bit is cleared to zero all the interrupts (excluding
NMI) are disabled.
When the GEN bit is low, the NMI interrupt is ac-
tive but cannot cause a wake up from STOP/WAIT
modes.
This register is cleared on reset.
3.4.4 Interrupt sources
Interrupt sources available on these MCUs are
summarized in the
bit to enable/disable the interrupt request.
All Interrupts, excluding NM
TMZ: TIMER Overflow
EOC: End of Conversion
OVF: AR TIMER Overflow
CPF: Successful compare
EF: Active edge on ARTIMin
SPRUN: End of Transmission
PAn pin
PBn pin
PCn pin
Masked Interrupt Source
Table 9
with associated mask
I
Vector 4
Vector 4
Vector 3
Vector 2
Vector 1
Vector 1
Vector 2
Interrupt
vector