st62t25c STMicroelectronics, st62t25c Datasheet - Page 27

no-image

st62t25c

Manufacturer Part Number
st62t25c
Description
8-bit Otp/eprom Mcus With A/d Converter, Oscillator Safeguard, Safe Reset And 28 Pins
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
st62t25c3
Manufacturer:
TOSHIBA
Quantity:
19
Part Number:
st62t25c3
Manufacturer:
ST
0
Part Number:
st62t25c6
Manufacturer:
ST
Quantity:
15 700
Part Number:
st62t25c6
Manufacturer:
ST
Quantity:
1 899
Part Number:
st62t25c6
Manufacturer:
ST
0
Part Number:
st62t25c6
Manufacturer:
ST
Quantity:
20 000
Part Number:
st62t25c6(CM6)
Manufacturer:
ST
Quantity:
20 000
Part Number:
st62t25c6TR
Manufacturer:
ST
0
Part Number:
st62t25cB6
Manufacturer:
ST
Quantity:
310
Part Number:
st62t25cB6
Manufacturer:
STMicroelectronics
Quantity:
5
Part Number:
st62t25cB6
Manufacturer:
ST
0
Part Number:
st62t25cG
Manufacturer:
ST
Quantity:
5 510
Part Number:
st62t25cM6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
st62t25cM6
Quantity:
1 100
INTERRUPTS (Cont’d)
3.4.2 Interrupt Procedure
The interrupt procedure is very similar to a call pro-
cedure, indeed the user can consider the interrupt
as an asynchronous call procedure. As this is an
asynchronous event, the user cannot know the
context and the time at which it occurred. As a re-
sult, the user should save all Data space registers
which may be used within the interrupt routines.
There are separate sets of processor flags for nor-
mal, interrupt and non-maskable interrupt modes,
which are automatically switched and so do not
need to be saved.
The following list summarizes the interrupt proce-
dure:
MCU
– The interrupt is detected.
– The C and Z flags are replaced by the interrupt
– The PC contents are stored in the first level of
– The normal interrupt lines are inhibited (NMI still
– The first internal latch is cleared.
– Theassociated interrupt vectoris loaded inthe PC.
WARNING: In some circumstances, when a
maskable interrupt occurs while the ST6 core is in
NORMAL mode and especially during the execu-
tion of an ”ldi IOR, 00h” instruction (disabling all
maskable interrupts): if the interrupt arrives during
the first 3 cycles of the ”ldi” instruction (which is a
4-cycle instruction) the core will switch to interrupt
mode BUT the flags CN and ZN will NOT switch to
the interrupt pair CI and ZI.
User
– User selected registers are saved within the in-
– The source of the interrupt is found by polling the
– The interrupt is serviced.
– Return from interrupt (RETI)
flags (or by the NMI flags).
the stack.
active).
terrupt service routine (normally on a software
stack).
interrupt flags (if more than one source is associ-
ated with the same vector).
MCU
– Automatically the MCU switches back to the nor-
The interrupt routine usually begins by the identify-
ing the device which generated the interrupt re-
quest (by polling). The user should save the regis-
ters which are used within the interrupt routine in a
software stack. After the RETI instruction is exe-
cuted, the MCU returns to the main routine.
Figure 20. Interrupt Processing Flow Chart
mal flag set (or the interrupt flag set) and pops
the previous PC value from the stack.
YES
NO
PROGRAM FLAGS
THE INS TRU CTION
INT ERR UP T MASK
THE STACK ED PC
IN STRUC TION
INS TRU CTION
INS TRU CTION
EXEC UTE
A RE TI
SELECT
WAS
FETCH
C LEAR
”POP”
?
?
YES
N O
YES
?
NO
NORMAL MODE?
AN IN TER RUP T R EQUEST
AN D INTE RRU PT MASK
IS THE CORE
ALREADY IN
C HEC K IF THER E IS
ST62T15C/T25C/E25C
IN TER NA L MODE FLAG
PC IN TO THE STACK
INT ERR UP T VEC TOR
INTER RU PT MASK
LOAD PC FROM
PUSH THE
(FFC/FFD)
SELECT
SET
VA000014
27/70
27

Related parts for st62t25c