ics8421002 Integrated Device Technology, ics8421002 Datasheet
ics8421002
Available stocks
Related parts for ics8421002
ics8421002 Summary of contents
Page 1
... The ICS8421002I uses rd IDT’s 3 generation low phase noise VCO technology and can achieve 1ps or lower typical rms phase jitter, easily meeting Fibre Channel jitter requirements. The ICS8421002I is packaged in a small 20-pin TSSOP package ...
Page 2
... ICS8421002I REV B AUGUST 7, 2006 ...
Page 3
... ICS8421002I REV B AUGUST 7, 2006 µ A µ ...
Page 4
... ICS8421002I REV B AUGUST 7, 2006 ...
Page 5
... ICS8421002I REV B AUGUST 7, 2006 ...
Page 6
... Fibre Channel Filter to raw data 10k 100k FFSET REQUENCY 3.3V Z Fibre Channel Jitter Filter 212.5MHz RMS Phase Jitter (Random) 637kHz to 10MHz = 0.59ps (typical) 1M 10M 100M @ 3.3V Z Fibre Channel Jitter Filter 53.125MHz RMS Phase Jitter (Random) 1M 10M 100M ) ICS8421002I REV B AUGUST 7, 2006 ...
Page 7
... Qx DDO V DDA HSTL nQx UTPUT OAD EST IRCUIT 80% 80% 20 ISE ALL IME Q0 PERIOD t PW odc = x 100% t PERIOD UTY YCLE ULSE IDTH ERIOD ICS8421002I REV B AUGUST 7, 2006 SCOPE 20% ...
Page 8
... F bypass capacitor should be connected to each RYSTAL NPUT NTERFACE The ICS8421002I has been characterized with 18pF parallel resonant crystals. The capacitor values shown in Figure 2 below 18pF Parallel Crystal ECOMMENDATIONS FOR NUSED I ...
Page 9
... Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS8421002I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for V NOTE: Please refer to Section 3 for details on calculating power dissipated in the load. ...
Page 10
... OL_MAX L DD_MAX OL_MAX Pd_H = (1V/ (2V - 1V) = 20mW Pd_L = (0.4V/ (2V - 0.4V) = 12.8mW Total Power Dissipation per output pair = Pd_H + Pd_L = 32.8mW IDT ™ / ICS ™ HSTL FREQUENCY SYNTHESIZER V DDO HSTL D C IGURE RIVER IRCUIT AND 10 V OUT ERMINATION load. ICS8421002I REV B AUGUST 7, 2006 ...
Page 11
... Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs RANSISTOR OUNT The transistor count for ICS8421002I is: 2951 IDT ™ / ICS ™ HSTL FREQUENCY SYNTHESIZER R ...
Page 12
... ° Reference Document: JEDEC Publication 95, MO-153 ° ICS8421002I REV B AUGUST 7, 2006 ...
Page 13
... ICS8421002I REV B AUGUST 7, 2006 ° ° ° ° ...
Page 14
... ICS8421002I REV B AUGUST 7, 2006 ...
Page 15
... ICS8421002I FEMTOCLOCKS™ CRYSTAL-TO-HSTL FREQUENCY SYNTHESIZER Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.) © ...