mc88lv915t Integrated Device Technology, mc88lv915t Datasheet

mc88lv915t

Manufacturer Part Number

mc88lv915t

Description

Low Voltage Low Skew Cmos Pll Clock Driver, 3-state

Manufacturer

Integrated Device Technology

Datasheet

1.MC88LV915T.pdf (11 pages)

Available stocks

Company

Part Number

Manufacturer

Quantity

Price

Company:

Meier Automation Equipment Co., Limited

Part Number:

MC88LV915T

Manufacturer:

MOTOROLA/摩托罗拉

Quantity:

20 000

Company:

BOSTOCK HK LIMITED

Part Number:

mc88lv915tEI

Manufacturer:

IDT, Integrated Device Technology Inc

Quantity:

10 000

Company:

Euro Chip Distribution

Part Number:

mc88lv915tEI

Quantity:

Company:

BOSTOCK HK LIMITED

Part Number:

mc88lv915tEIR2

Manufacturer:

IDT, Integrated Device Technology Inc

Quantity:

10 000

Company:

BOSTOCK HK LIMITED

Part Number:

mc88lv915tFN

Manufacturer:

Freescale Semiconductor

Quantity:

10 000

Company:

Meier Automation Equipment Co., Limited

Part Number:

mc88lv915tFN

Manufacturer:

FREESCALE

Quantity:

20 000

Company:

BOSTOCK HK LIMITED

Part Number:

mc88lv915tFNR2

Manufacturer:

Freescale Semiconductor

Quantity:

10 000

Current page: 1 of 11
Download datasheet (460Kb)

IDT™ Low Voltage Low Skew CMOS PLL Clock Driver, 3-State

Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc

Low Voltage Low Skew CMOS PLL

Clock Driver, 3-State

SEMICONDUCTOR TECHNICAL DATA

lock its low skew outputs’ frequency and phase onto an input reference

clock. It is designed to provide clock distribution for high performance PC’s

and workstations.

clock input and distribute it with essentially zero delay to multiple

components on a board. The PLL also allows the MC88LV915T to multiply

a low frequency input clock and distribute it locally at a higher (2X) system

frequency. Multiple 88LV915’s can lock onto a single reference clock, which

is ideal for applications when a central system clock must be distributed

synchronously to multiple boards (see Figure 4 on Page 9).

phase shift) from the “Q” outputs. The 2X_Q output runs at twice the “Q” output frequency, while the Q/2 runs at 1/2 the “Q”

frequency.

the different feedback configurations which create specific input/output frequency relationships. Possible frequency ratios of the

“Q” outputs to the SYNC input are 2:1, 1:1, and 1:2.

and divide–by–2 of the VCO before its signal reaches the internal clock distribution section of the chip (see the block diagram on

page 2). In most applications FREQ_SEL should be held high ( 1). If a low frequency reference clock input is used, holding

FREQ_SEL low ( 2) will allow the VCO to run in its optimal range (>20MHz).

88LV915T in a static “test mode”. In this mode there is no frequency limitation on the input clock, which is necessary for a low

frequency board test environment. The second SYNC input can be used as a test clock input to further simplify board–level testing

(see detailed description on page 11).

OE/RST pin goes back high Q0–Q4, Q5 and Q/2 will be reset in the low state, with 2X_Q being the inverse of the selected SYNC

input. Assuming PLL_EN is low, the outputs will remain reset until the 88LV915 sees a SYNC input pulse.

low if phase–lock is lost or when the PLL_EN pin is low. The LOCK output will go high no later than 10ms after the 88LV915 sees

a SYNC signal and full 5V V

Features

Yield Surface Modeling and YSM are trademarks of Motorola, Inc.

The MC88LV915T Clock Driver utilizes phase–locked loop technology to

The PLL allows the high current, low skew outputs to lock onto a single

Five “Q” outputs (Q0–Q4) are provided with less than 500 ps skew between their rising edges. The Q5 output is inverted (180

The VCO is designed to run optimally between 20 MHz and the 2X_Q F

The FREQ_SEL pin provides one bit programmable divide–by in the feedback path of the PLL. It selects between divide–by–1

In normal phase–locked operation the PLL_EN pin is held high. Pulling the PLL_EN pin low disables the VCO and puts the

Pulling the OE/RST pin low puts the clock outputs 2X_Q, Q0–Q4, Q5 and Q/2 into a high impedance state (3–state). After the

A lock indicator output (LOCK) will go high when the loop is in steady–state phase and frequency lock. The LOCK output will go

Five Outputs (Q0–Q4) with Output–Output Skew < 500 ps each being phase and frequency locked to the SYNC input

The phase variation from part–to–part between the SYNC and FEEDBACK inputs is less than 550 ps (derived from the t

specification, which defines the part–to–part skew)

Input/Output phase–locked frequency ratios of 1:2, 1:1, and 2:1 are available

Input frequency range from 5MHz – 2X_Q FMAX spec.

Additional outputs available at 2X and +2 the system “Q” frequency. Also a Q (180 phase shift) output available

All outputs have 36 mA drive (equal high and low) at CMOS levels, and can drive either CMOS or TTL inputs. All inputs are

TTL–level compatible. 88mA I

Test Mode pin (PLL_EN) provided for low frequency testing. Two selectable CLOCK inputs for test or redundancy purposes.

All outputs can go into high impedance (3–state) for board test purposes

Lock Indicator (LOCK) accuracy indicates a phase–locked state

Motorola, Inc. 2001

For More Information On This Product,

specifications guarantee 50

Go to: www.freescale.com

transmission line switching on the incident edge

max

specification. The wiring diagrams in Figure 2 detail

PLL CLOCK DRIVER

LOW SKEW CMOS

Order Number: MC88LV915T/D

MC88LV915T

DATA SHEET

Rev 3, 08/2001

MC88LV915T

Related parts for mc88lv915t

mc88lv915t Summary of contents

Page 1

... The PLL allows the high current, low skew outputs to lock onto a single clock input and distribute it with essentially zero delay to multiple components on a board. The PLL also allows the MC88LV915T to multiply a low frequency input clock and distribute it locally at a higher (2X) system frequency. Multiple 88LV915’ ...

Page 2

... IDT™ Low Voltage Low Skew CMOS PLL Clock Driver, 3-State Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc Freescale Semiconductor, Inc. Pinout: 28–Lead PLCC (Top View) FN SUFFIX PLASTIC PLCC CASE 776–02 For More Information On This Product, Go to: www.freescale.com 2 NETCOM MOTOROLA MC88LV915T ...

Page 3

... Low Voltage Low Skew CMOS PLL Clock Driver, 3-State MOTOROLA IDT™ Low Voltage Low Skew CMOS PLL Clock Driver, 3-State Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc Freescale Semiconductor, Inc. MC88LV915T BLOCK DIAGRAM For More Information On This Product, Go to: www.freescale.com 3 NETCOM ...

Page 4

... OUT V – 0. –24mA 24mA GND – 2. 1.25V OLD mA V =2.35V OHD GND I CC Minimum Maximum Unit — 5 100 ns f 2X_Q 4 50% 25% MOTOROLA MC88LV915T ...

Page 5

... Matched 50 Load Terminated Also Time to LOCK Indicator High 14 ns Measured With the PLL_EN Pin Low 14 ns Measured With the PLL_EN Pin Low maximum is with minimum is with LOCK LOCK NETCOM Unit MHz MHz / MC88LV915T ...

Page 6

... Figure 1. Output/Input Switching Waveforms and Timing Diagrams (These waveforms represent the hook–up configuration of Figure 2a on page 7) Timing Notes: The MC88LV915T aligns rising edges of the FEEDBACK input and SYNC input, therefore the SYNC input does not require a 50% duty cycle. All skew specs are measured between the V are specified as ‘ ...

Page 7

... Figure 2c. Wiring Diagram and Frequency Relationships with 2X_Q Output Feed Back IDT™ Low Voltage Low Skew CMOS PLL Clock Driver, 3-State MOTOROLA Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com 7 NETCOM 7 MC88LV915T ...

Page 8

... MC88LV915T Low Voltage Low Skew CMOS PLL Clock Driver, 3-State Figure 3. Recommended Loop Filter and Analog Isolation Scheme for the MC88LV915T 1. Figure 3 shows a loop filter and analog isolation scheme which will be effective in most applications. The following guidelines should be followed to ensure stable and jitter– ...

Page 9

... MC88LV915T System Level Testing Functionality 3–state functionality has been added to the 100MHz version of the MC88LV915T to ease system board testing. Bringing the OE/RST pin low will put all outputs (except for LOCK) into the high impedance state. As long as the PLL_EN pin is low, the Q0– ...

Page 10

... Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc Freescale Semiconductor, Inc. OUTLINE DIMENSIONS FN SUFFIX PLASTIC PACKAGE CASE 776–02 ISSUE BRK –M– VIEW D– –T– J VIEW S For More Information On This Product, Go to: www.freescale.com VIEW S MOTOROLA NETCOM MC88LV915T ...

Page 11

... MPC92459 MC88LV915T PART NUMBERS 900 MHz Low Voltage LVDS Clock Synthesizer Low Voltage Low Skew CMOS PLL Clock Driver, 3-State INSERT PRODUCT NAME AND DOCUMENT TITLE Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device Technology, Inc ...

Related keywords

mc88lv915t datasheet
mc88lv915t data sheet
mc88lv915t pdf datasheet
mc88lv915t component
mc88lv915t part
mc88lv915t distributor
mc88lv915t RoHS
mc88lv915t datasheet download