mc145428 Lansdale Semiconductor, Inc., mc145428 Datasheet
mc145428
Available stocks
Related parts for mc145428
mc145428 Summary of contents
Page 1
... Legacy Device: Motorola MC145428 The ML145428 Data Set Interface provides asynchronous-to-synchronous and synchronous-to-asynchronous data conversion ideally suited for voice/data digital telesets supplying an EIA-232 compatible data port into a synchronous transmission link. Other applications include: data multiplexers, concentrators, data-only switching, and PBX-based local area networks. This low-power CMOS device directly interfaces with either the 64 kbps or 8kbps channel of Motorola’ ...
Page 2
... DSI’s DATA FORMATTER to re–create data bits between the start and stop bits when outputting data at its RxD asynchronous output. A high on this pin selects a 9 bit data word, a low selects an 8 bit data word length. www.lansdale.com LANSDALE Semiconductor, Inc. Issue 0 ...
Page 3
... DCI pin to the Rx FIFO until one “flag” word is input at the DCI pin. (Also see RxS pin description) DCI, DATA CHANNEL INPUT Synchronous data is input on this pin on the falling edges of DC when DIE is high. www.lansdale.com LANSDALE Semiconductor, Inc. Issue 0 ...
Page 4
... ML145428 Page www.lansdale.com LANSDALE Semiconductor, Inc. Issue 0 ...
Page 5
... ML145428 Page www.lansdale.com LANSDALE Semiconductor, Inc. Issue 0 ...
Page 6
... FIFO for transmission, the synchronous data transmitter sends a special synchronizing flag pattern (011111110). When a break condition is detected by the data stripper and no data is available at the top of the Tx FIFO, the break pattern (111111110) is sent. Figure 2A depicts this operation. www.lansdale.com LANSDALE Semiconductor, Inc. Issue 0 ...
Page 7
... Tx FIFO. Note that the TxS line will immediately go high after RESET goes high, while RxS will remain low until framing is detected. The synchronous channel www.lansdale.com LANSDALE Semiconductor, Inc. Issue 0 ...
Page 8
... DC clock (i.e., when the DC clock is high). The following table summarizes when data bits are advanced from the synchronous channel transmitter and when data bits are read by the synchronous channel receiver dependent on the CM control line. (Shown below in Table 2.) www.lansdale.com LANSDALE Semiconductor, Inc. Issue 0 ...
Page 9
... ML145428 Page www.lansdale.com LANSDALE Semiconductor, Inc. Issue 0 ...
Page 10
... ML145428 Page www.lansdale.com LANSDALE Semiconductor, Inc. Issue 0 ...
Page 11
... ML145428 Page www.lansdale.com LANSDALE Semiconductor, Inc. Issue 0 ...
Page 12
... ML145428 Page www.lansdale.com LANSDALE Semiconductor, Inc. Issue 0 ...
Page 13
... ML145428 Page www.lansdale.com LANSDALE Semiconductor, Inc. Issue 0 ...
Page 14
... Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by the cus- tomer’s technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc. Page ...