tda7440 STMicroelectronics, tda7440 Datasheet
tda7440
Available stocks
Related parts for tda7440
tda7440 Summary of contents
Page 1
... TWO INDEPENDENT SPEAKER CONTROL IN 1.0dB STEPS FOR BALANCE FACILITY – INDEPENDENT MUTE FUNCTION ALL FUNCTION ARE PROGRAMMABLE VIA SERIAL BUS 2 DESCRIPTION The TDA7440D is a volume tone (bass and treble) balance (Left/Right) processor for quality audio applications in Hi-Fi systems. Figure 2. Block Diagram 4 L-IN1 100K ...
Page 2
... TDA7440D Figure 3. Pin Connection (Top view) MUXOUTL MUXOUT(R) Table 2. Absolute Maximum Ratings Symbol V Operating Supply Voltage S T Operating Ambient Temperature amb T Storage Temperature Range stg Table 3. Thermal Data Symbol R Thermal Resistance Junction-pins th j-pin Table 4. Quick Reference Data Symbol V Supply Voltage S V Max. input signal handling ...
Page 3
... A = -24 to -47dB -24dB -24 to -47dB V adjacent attenuation steps from 0dB to A max V Max. Boost/cut Max. Boost/cut -20dB -20 to -56dB V adjacent attenuation steps TDA7440D Min. Typ. Max. Unit 100 130 K 2 2.5 Vrms ...
Page 4
... TDA7440D Table 5. Electrical Characteristcs (continued) Refer to the test circuit T = 25°C, V amb otherwise specified. Symbol Parameter AUDIO OUTPUTS V Clipping Level CLIP R Output Load Resistance L R Output Impedance Voltage Level DC GENERAL E Output Noise NO E Total Tracking Error t S/N Signal to Noise Ratio S Channel Separation Left/Right ...
Page 5
... Both of them have 1dB step resolution. The very high resolution allows the implementation of systems free from any noisy acoustical effect. The TDA7440D audioprocessor provides 3 bands tones control. 3.1 Bass Stage Several filter types can be implemented, connecting external components to the Bass IN and OUT pins. ...
Page 6
... TDA7440D Figure 6. THD vs. frequency Figure 7. THD vs. R LOAD Figure 8. Channel separation vs. frequency 6/17 Figure 9. Bass response R = 44k C10 = 100nF (Bout, Bin 5.6k Figure 10. Treble responsey ...
Page 7
... I C BUS INTERFACE Data transmission from microprocessor to the TDA7440D and vice versa takes place through the 2 wires BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected). 4.1 Data Validity As shown in fig. 11, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW ...
Page 8
... ACK = Acknowledge S = Start P = Stop A = Address B = Auto Increment 5.1 EXAMPLES 5.1.1 No Incremental Bus The TDA7440D receives a start condition, the correct chip address, a subaddress with the (no in- cremental bus), N-datas (all these data concern the subaddress selected), a stop condition. CHIP ADDRESS MSB LSB ...
Page 9
... TDA7440D SUBADDRESS INPUT SELECT INPUT GAIN VOLUME BASS NOT USED TREBLE SPEAKER ATTENUATE "R" SPEAKER ATTENUATE "L" XXX10010 X0000000 XXXX1111 XXXX1111 XXXX1111 X0000010 INPUT MULTIPLEXER IN4 IN3 IN2 IN1 ...
Page 10
... TDA7440D 5.3 DATA BYTES (continued) Table 10. INPUT GAIN SELECTION MSB GAIN = 0 to 30dB Table 11. VOLUME SELECTION MSB VOLUME = 0 to 47dB/MUTE 10/17 LSB ...
Page 11
... TDA7440D BASS 2dB STEPS -14dB -12dB -10dB -8dB -6dB -4dB -2dB 0dB 0dB 2dB 4dB 6dB 8dB 10dB 12dB 14dB TREBLE 2dB STEPS -14dB -12dB -10dB -8dB -6dB ...
Page 12
... TDA7440D 5.3 DATA BYTES (continued) Table 14. SPEAKER ATTENUATE SELECTION MSB 12/17 LSB ...
Page 13
... Figure 16. PINS 100K V REF Figure 17. PINS 20K 20K D96AU430 Figure 18. PINS: 19, 11 Figure 19. PINS: 12 D96AU425 MIXOUT GND D96AU426 V S INL INR 33K V REF V S 44K BIN(L) BIN(R) TDA7440D D96AU427 20 A D96AU428 13/17 ...
Page 14
... TDA7440D Figure 20. PINS: 13 BOUT(L) BOUT(R) Figure 21. PINS: 18 TREBLE(L) TREBLE(R) 50K 14/17 Figure 22. PIN 44K D96AU429 Figure 23. PIN D96AU433 20 A SCL D96AU424 SDA 20 A D96AU423 ...
Page 15
... Figure 24. SO-28 Mechanical Data & Package Dimensions mm DIM. MIN. TYP. MAX. A 2.65 a1 0.1 0.3 b 0.35 0.49 b1 0.23 0. (typ.) D 17.7 18 10.65 e 1.27 e3 16.51 F 7.4 7.6 L 0.4 1. (max.) inch MIN. TYP. MAX. 0.104 0.004 0.012 0.014 0.019 0.009 0.013 0.020 0.697 0.713 0.394 0.419 0.050 0.65 0.291 0.299 0.016 0.050 TDA7440D OUTLINE AND MECHANICAL DATA SO-28 15/17 ...
Page 16
... TDA7440D Table 15. Revision History Date Revision January 2004 June 2004 16/17 1 First Issue 3 Modified the style-sheet in compliance with the last revision of the “Corporate Technical Pubblications Design Guide”. Description of Changes ...
Page 17
... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States All other names are the property of their respective owners © 2004 STMicroelectronics - All rights reserved STMicroelectronics GROUP OF COMPANIES www.st.com TDA7440D 17/17 ...