uda1341ts-n1 NXP Semiconductors, uda1341ts-n1 Datasheet
uda1341ts-n1
Related parts for uda1341ts-n1
uda1341ts-n1 Summary of contents
Page 1
... DATA SHEET UDA1341TS Economy audio CODEC for MiniDisc (MD) home stereo and portable applications Product specification Supersedes data of 2001 Jun 29 INTEGRATED CIRCUITS 2002 May 16 ...
Page 2
... AC CHARACTERISTICS (ANALOG CHARACTERISTICS (DIGITAL) 13 APPLICATION INFORMATION 14 PACKAGE OUTLINE 15 SOLDERING 15.1 Introduction to soldering surface mount packages 15.2 Reflow soldering 15.3 Wave soldering 15.4 Manual soldering 15.5 Suitability of surface mount IC packages for wave and reflow soldering methods 16 DATA SHEET STATUS 17 DEFINITIONS 18 DISCLAIMERS 2 Product specification UDA1341TS ...
Page 3
... MSB data output combined with LSB 16, 18 and 20 bits data input. The UDA1341TS has DSP features in playback mode like de-emphasis, volume, bass boost, treble and soft mute, which can be controlled via the L3-interface with a microcontroller ...
Page 4
... A-weighted double differential mode dB; A-weighted A-weighted i stand-alone mode double differential mode 1 kHz 44.1 kHz dB; A-weighted A-weighted i supply voltage = 3 V; note dB; A-weighted code = 0; A-weighted 4 Product specification UDA1341TS MIN. TYP. MAX. UNIT 2.4 3.0 3.6 V 2.4 3.0 3.6 V 2.4 3.0 3.6 V 12.5 mA 6.0 mA 7.0 mA ...
Page 5
... PGA ADC2 ADC2 0 dB/6 dB SWITCH ADC1 ADC1 DIGITAL AGC DIGITAL MIXER DECIMATION FILTER DIGITAL INTERFACE DSP FEATURES INTERPOLATION FILTER NOISE SHAPER DAC DAC 25 Fig.1 Block diagram. 5 UDA1341TS V ADCP V ADCN VINR2 PGA 4 0 dB/6 dB VINR1 SWITCH 22 AGCSTAT 9 OVERFL 13 L3MODE 14 L3-BUS ...
Page 6
... V SSA(ADC) V ref SSA(DAC) VINL1 DDA(ADC) VOUTL DDA(DAC) VINR1 ADCN VOUTR 5 24 VINL2 23 QMUTE 6 V ADCP 22 AGCSTAT 7 UDA1341TS VINR2 8 21 TEST2 TEST1 OVERFL DDD 10 19 DATAI V SSD DATAO 11 18 SYSCLK L3MODE BCK 13 16 L3CLOCK 14 15 L3DATA ...
Page 7
... The pins that are compatible with the UDA1340M are marked in Fig.3. 7.3 Analog front end The analog front end of the UDA1341TS consists of two stereo ADCs with a Programmable Gain Amplifier (PGA) in channel 2. The PGA is intended to pre-amplify a microphone signal applied to the input channel 2. ...
Page 8
... This noise shaping technique allows for high signal-to-noise ratios. The noise shaper output is converted into an analog signal using a filter stream digital-to-analog converter. 8 Product specification UDA1341TS Interpolation filter (DAC) to 128f s ITEM CONDITIONS 0 to 0.45f s > ...
Page 9
... MSB data output with LSB 16 bits input. Left and right data-channel words are time multiplexed. The formats are illustrated in Fig.4. The UDA1341TS allows for double speed data monitoring purposes. In this case the sound features bass boost, treble and de-emphasis cannot be used. However, volume control and soft-mute can still be controlled ...
Page 10
Acrobat reader. white to force landscape pages to be ... WS LEFT BCK DATA MSB B2 WS LEFT ...
Page 11
... The maximum input clock and data rate is 64f All transfers are byte-wise, i.e. they are based on groups of 8 bits. Data will be stored in the UDA1341TS after the eighth bit of a byte has been received. A multibyte transfer is illustrated in Fig.7. ...
Page 12
... AGC time constant and AGC output level 0 1 DATA1 peak level value read-out (information from UDA1341TS to microcontroller STATUS reset, system clock frequency, data input format, DC-filter, input gain switch, output gain switch, polarity control, double speed and power control ...
Page 13
... L3CLOCK L3DATA 2002 May 16 t CLK(L3)L T cy(CLK)L3 t CLK(L3)H t h(L3)DA t su(L3)DA BIT 0 PL0 PL1 PL2 PL3 Fig.6 Timing for data transfer mode. t stp(L3) address data byte #1 data byte #2 Fig.7 Multibyte transfer. 13 Product specification UDA1341TS t stp(L3) t h(L3)D t h(L3)DA BIT 7 PL4 PL5 MGR430 address MGR432 ...
Page 14
... The other bits in the data byte (bits bits represent the value that is placed in the selected registers. For the UDA1341TS the following modes can be selected: STATUS In this mode the features reset, system clock frequency, ...
Page 15
... IF2 IF1 IF0 Product specification UDA1341TS REGISTER SELECTED Data input format FUNCTION S-bus 1 LSB-justified 16 bits 0 LSB-justified 18 bits 1 LSB-justified 20 bits 0 MSB-justified 1 LSB-justified 16 bits input and MSB-justified output 0 LSB-justifi ...
Page 16
... Power control A 2-bit value to disable the ADC and/or DAC to reduce power consumption. The default setting is given in Table 5. Table 16 Power control settings PC1 PC0 ADC 0 0 off 0 1 off Product specification UDA1341TS FUNCTION DAC off on off on ...
Page 17
... Product specification UDA1341TS REGISTER SELECTED Bass boost BASS BOOST FLAT MIN. (dB) (dB ...
Page 18
... A 2-bit value to program the mode of the sound processing filters of bass boost and treble. The default setting is given Table Table 24 Mode filter switch settings M1 18 UDA1341TS Mute MT FUNCTION 0 no mute 1 mute Mode M0 FUNCTION 0 0 fl minimum ...
Page 19
... AGC control is enabled and not in the double differential mode. The default setting is given in Table 5. Table 27 MIC sensitivity settings MS2 MS1 MS0 MIXER GAIN 1 (dB 1.5 3.0 : 43.5 45.0 19 Product specification UDA1341TS REGISTER SELECTED MIC sensitivity MIC AMPLIFIER GAIN (dB + ...
Page 20
... A 3-bit value to program the attack and the decay parameters of the digital AGC. The default setting is given in Table 5. Table 32 AGC time constant settings AT2 0 9.0 0 11.5 0 15 Product specification UDA1341TS Input channel 2 amplifier gain ...
Page 21
... PL3 PL2 63.5) 5 log 2. 11 log 2 < ------------------------- - 4 21 Product specification UDA1341TS READ-OUT DATA PL1 PL0 n. n. 90 84. note note 2. ...
Page 22
... L CONDITIONS note 1 note 1 note 1 operation mode ADC power-down operation mode DAC power-down operation mode DAC power-down ADC power-down 22 Product specification UDA1341TS = all voltages measured with DDD DDA MIN. MAX. 5.0 150 65 +125 20 +85 2000 +2000 ...
Page 23
... N)/S < 0.1% note 2 with respect to V SSA ) must be connected to the same external power supply unit Product specification UDA1341TS MIN. TYP. MAX. 0. 0.5 V DDD DDD 0.5 0.2V DDD 10 10 ...
Page 24
... Product specification UDA1341TS MIN. TYP. MAX. 1.0 0 100 100 ...
Page 25
... May 16 CONDITIONS MIN dB; A-weighted 3 dB setting 0 dB setting 3 dB setting 9 dB setting 15 dB setting 27 dB setting dB; A-weighted code = 0; A-weighted = 1 kHz; ripple V = 100 mV ripple(p-p) 25 Product specification UDA1341TS TYP. MAX. UNIT tbf tbf dB tbf dB tbf dB tbf dB 900 mV 0.1 dB ...
Page 26
... MHz sys MSB-justified format addressing mode addressing mode data transfer mode data transfer mode data transfer and addressing mode data transfer and addressing mode 26 Product specification UDA1341TS MIN. TYP. MAX 131 0.30T 0.70T sys sys 0 ...
Page 27
... T sys handbook, full pagewidth WS t BCK( BCK T cy DATAO DATAI 2002 May 16 t CWL Fig.8 System clock timing. t h; d(DATO)(WS) t BCK(L) Fig.9 Serial interface timing. 27 Product specification UDA1341TS MGL443 t d(DATO)(BCK) t h;DATO t s;DATI t h;DATI MGG840 ...
Page 28
... V ref 28 C22 100 nF ( VOUTL R22 ( VOUTR R27 ( QMUTE 23 AGCSTAT 22 TEST2 21 TEST1 DDA(DAC) R29 1 V DDA MGR433 Product specification UDA1341TS (16 V) R23 left output 100 R26 right output 100 ...
Page 29
... 2.5 scale (1) ( 0.38 0.20 10.4 5.4 7.9 0.65 0.25 0.09 10.0 5.2 7.6 REFERENCES JEDEC EIAJ MO-150 detail 1.03 0.9 1.25 0.2 0.13 0.63 0.7 EUROPEAN PROJECTION Product specification UDA1341TS SOT341 ( 1.1 8 0.1 o 0.7 0 ISSUE DATE 95-02-04 99-12-27 ...
Page 30
... Use a low voltage ( less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds 300 C. When using a dedicated tool, all other leads can be soldered in one operation within seconds between 270 and 320 C. 30 Product specification UDA1341TS ...
Page 31
... Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm. 2002 May 16 (1) not suitable not suitable suitable not recommended not recommended 31 Product specification UDA1341TS SOLDERING METHOD (2) WAVE REFLOW suitable (3) suitable suitable (4)(5) suitable ...
Page 32
... Product specification UDA1341TS DEFINITIONS These products are not Philips Semiconductors ...
Page 33
... Philips Semiconductors Economy audio CODEC for MiniDisc (MD) home stereo and portable applications 2002 May 16 NOTES 33 Product specification UDA1341TS ...
Page 34
... Philips Semiconductors Economy audio CODEC for MiniDisc (MD) home stereo and portable applications 2002 May 16 NOTES 34 Product specification UDA1341TS ...
Page 35
... Philips Semiconductors Economy audio CODEC for MiniDisc (MD) home stereo and portable applications 2002 May 16 NOTES 35 Product specification UDA1341TS ...
Page 36
Philips Semiconductors – a worldwide company Contact information For additional information please visit http://www.semiconductors.philips.com. For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com. © Koninklijke Philips Electronics N.V. 2002 All rights are reserved. Reproduction in whole or in part is prohibited ...