hi5960 Intersil Corporation, hi5960 Datasheet

no-image

hi5960

Manufacturer Part Number
hi5960
Description
14-bit, 130msps, Commlink? High Speed D/a Converter
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
hi5960IA
Manufacturer:
NS
Quantity:
4
Part Number:
hi5960IA
Manufacturer:
HARRIS
Quantity:
27
Part Number:
hi5960IA
Manufacturer:
MX
Quantity:
6 222
Part Number:
hi5960IAZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
hi5960IB
Manufacturer:
TCXO
Quantity:
286
Part Number:
hi5960IBZ
Manufacturer:
TI
Quantity:
222
Part Number:
hi5960IBZ
Manufacturer:
INTERSIL
Quantity:
20 000
14-Bit, 130MSPS, High Speed D/A
Converter
The HI5960 is a 14-bit, 130MSPS (Mega Samples Per
Second), high speed, low power, D/A converter which is
implemented in an advanced CMOS process. Operating
from a single +3V to +5V supply, the converter provides
20mA of full scale output current and includes edge-
triggered CMOS input data latches. Low glitch energy and
excellent frequency domain performance are achieved using
a segmented current source architecture.
This device complements the HI5x60 and HI5x28 family of
high speed converters, which includes 8, 10, 12, and 14-bit
devices.
Ordering Information
NOTE: Intersil Pb-free products employ special Pb-free material sets;
molding compounds/die attach materials and 100% matte tin plate
termination finish, which are RoHS compliant and compatible with
both SnPb and Pb-free soldering operations. Intersil Pb-free products
are MSL classified at Pb-free peak reflow temperatures that meet or
exceed the Pb-free requirements of IPC/JEDEC J STD-020.
HI5960IB
HI5960IBZ
(See Note)
HI5960IA
HI5960IAZ
(See Note)
HI5960IA-T
HI5960IAZ-T
(See Note)
HI5960SOICEVAL1
NUMBER
PART
-40 to 85 28 Ld SOIC
-40 to 85 28 Ld SOIC
-40 to 85 28 Ld TSSOP M28.173
-40 to 85 28 Ld TSSOP
-40 to 85 28 Ld TSSOP
-40 to 85 28 Ld TSSOP
RANGE
TEMP.
(
o
25
C)
®
(Pb-free)
(Pb-free)
Tape and Reel
Tape and Reel
(Pb-free)
Evaluation Platform
PACKAGE
1
Copyright © Intersil Americas Inc. 2003, 2005. All Rights Reserved. All other trademarks mentioned are the property of their respective owners.
Data Sheet
M28.3
M28.3
M28.173
M28.173
M28.173
DWG. #
PKG.
130MHz
130MHz
130MHz
130MHz
130MHz
130MHz
130MHz
CLOCK
SPEED
1-888-INTERSIL or 321-724-7143
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Features
• Throughput Rate . . . . . . . . . . . . . . . . . . . . . . . . 130MSPS
• Low Power (at 100MSPS) at 5V . . . . . . . . . . . . . .175mW
• Adjustable Full Scale Output Current. . . . . 2mA to 20mA
• Internal 1.2V Bandgap Voltage Reference
• Single Power Supply from +5V to +3V
• Power Down Mode
• CMOS Compatible Inputs
• Excellent Spurious Free Dynamic Range
• Excellent Multitone Intermodulation Distortion
• Pb-Free Available (RoHS Compliant)
Applications
• Cellular Basestations
• WLL, Basestation and Subscriber Units
• Medical/Test Instrumentation
• Wireless Communications Systems
• Direct Digital Frequency Synthesis
• High Resolution Imaging Systems
• Arbitrary Waveform Generators
Pinout
(77dBc, f
March 31, 2005
D13 (MSB)
D0 (LSB)
|
S
Intersil (and design) is a registered trademark of Intersil Americas Inc.
= 50MSPS,
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
10
11
12
13
14
1
2
3
4
5
6
7
8
9
HI5960 (SOIC, TSSOP)
TOP VIEW
fOUT
at 3V. . . . . . . . . . . . . . . .32mW
= 2.51MHz)
28
27
26
25
24
23
22
21
20
19
18
17
16
15
CLK
DV
DCOM
ACOM
AV
COMP2
IOUTA
IOUTB
ACOM
COMP1
FSADJ
REFIO
REFLO
SLEEP
HI5960
FN4655.6
DD
DD

Related parts for hi5960

hi5960 Summary of contents

Page 1

... Data Sheet 14-Bit, 130MSPS, High Speed D/A Converter The HI5960 is a 14-bit, 130MSPS (Mega Samples Per Second), high speed, low power, D/A converter which is implemented in an advanced CMOS process. Operating from a single +3V to +5V supply, the converter provides 20mA of full scale output current and includes edge- triggered CMOS input data latches ...

Page 2

... LATCH D10 D11 D12 (MSB) D13 CLK AV ACOM DV DCOM HI5960 HI5960 (25) ACOM D13 D13 (1) (15) SLEEP D12 D12 (2) (16) REFLO D11 D11 (3) D10 D10 (4) (17) REFIO (7) (18) FSADJ (9) ...

Page 3

... DD 28 CLK 3 HI5960 Digital Data Bit 13, (Most Significant Bit) through Digital Data Bit 0, (Least Significant Bit). Control Pin for Power-Down mode. Sleep Mode is active high; Connect to ground for Normal Mode. Sleep pin has internal 20µA active pulldown current. Connect to analog ground to enable internal 1.2V reference or connect to AV reference ...

Page 4

... OUT Operating Conditions HI5960IX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40 CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. ...

Page 5

... Spurious Free Dynamic Range, f CLK SFDR Within a Window f CLK +3V Power Supply f CLK Total Harmonic Distortion (THD CLK Nyquist f CLK 5 HI5960 = DV = +5V Internal 1.2V, IOUTFS = 20mA REF TEST CONDITIONS = 100MSPS 4.0MHz (Notes 4, 8) OUT = 50MSPS 2.0MHz (Notes 4, 8) OUT = 25MSPS 1.0MHz (Notes 4, 8) OUT = 130MSPS ...

Page 6

... Data Hold Time, t See Figure 4 (Note 3) HLD Propagation Delay Time, t See Figure 4 PD CLK Pulse Width See Figure 4 (Note 3) PW1 PW2 6 HI5960 = DV = +5V Internal 1.2V, IOUTFS = 20mA REF TEST CONDITIONS = 130MSPS 40.4MHz (Notes 4, 8) OUT = 130MSPS 10.1MHz (Notes 4, 8) OUT = 130MSPS ...

Page 7

... Measured with the clock at 130MSPS and the output frequency at 10MHz. 8. See “Definition of Specifications” recommended that the output current be reduced to 12mA or less to maintain optimum performance for operation below 3V not have to be equal. 7 HI5960 = DV = +5V Internal 1.2V, IOUTFS = 20mA REF ...

Page 8

... Total Harmonic Distortion, THD, is the ratio of the RMS value of the fundamental output signal to the RMS sum of the first five harmonic components. Detailed Description The HI5960 is a 14-bit, current out, CMOS, digital to analog converter. Its maximum update rate is 130MSPS and can be powered by either single or dual power supplies in the or T ...

Page 9

... DAC is set to 20mA THE IMPEDANCE EQ LOADING EACH OUTPUT HI5960 V OUT will equal center tap to float will result in identical transformer output, however the output pins of the DAC will have positive DC offset. Since the DAC’s output voltage compliance range is - ...

Page 10

... SETT t PD FIGURE 2. OUTPUT SETTLING TIME DIAGRAM CLK t SU D13-D0 I OUT t PD FIGURE 4. PROPAGATION DELAY, SETUP TIME, HOLD TIME AND MINIMUM PULSE WIDTH DIAGRAM 10 HI5960 50% ERROR BAND FIGURE 3. PEAK GLITCH AREA (SINGLET) MEASUREMENT t t PW1 PW2 HLD HLD t SETT ...

Page 11

... The lead width “B”, as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch) 10. Controlling dimension: MILLIMETER. Converted inch dimen- sions are not necessarily exact. 11 HI5960 M28.3 (JEDEC MS-013-AE ISSUE C) 28 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE M B ...

Page 12

... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 12 HI5960 M28.173 28 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE ...

Related keywords