adsp-2195mkca-160x Analog Devices, Inc., adsp-2195mkca-160x Datasheet
adsp-2195mkca-160x
Related parts for adsp-2195mkca-160x
adsp-2195mkca-160x Summary of contents
Page 1
... Preliminary Technical Data ADSP-219x DSP CORE FEATURES 6.25 ns Instruction Cycle Time (Internal), for up to 160 MIPS Sustained Performance ADSP-218x Family Code Compatible with the Same Easy -to-Use Algebraic Syntax Single-Cycle Instruction Execution Up to 16M words of Addressable Memory Space with 24 Bits of Addressing Width ...
Page 2
... Words of On-Chip RAM, Configured as 16K Words On-Chip 24-bit RAM and 16K Words On-Chip 16-bit RAM 16K Words of On-Chip 24-bit ROM Architecture Enhancements beyond ADSP-218x Family are Supported with Instruction Set Extensions for Added Registers, Ports, and Peripherals Flexible Power Management with Selectable ...
Page 3
... September 2001 For current information contact Analog Devices at 800/262-5643 ADSP-219x dSP Core Features . . . . . . . . . . . . . . . . . 1 Functional Block Diagram General Description . . . . . . . . . . . . . . . . . . . . . . . . . . 4 DSP Core Architecture . . . . . . . . . . . . . . . . . . . . . . . 4 DSP Peripherals Architecture . . . . . . . . . . . . . . . . . . . 5 Memory Architecture . . . . . . . . . . . . . . . . . . . . . . . . . 6 Internal (On-Chip) Memory . . . . . . . . . . . . . . . . 6 Internal On-Chip ROM . . . . . . . . . . . . . . . . . . . . 6 On-Chip Memory Security . . . . . . . . . . . . . . . . . 7 External (Off-Chip) Memory . . . . . . . . . . . . . . . . 8 External Memory Space . . . . . . . . . . . . . . . . . . . . 8 I/O Memory Space ...
Page 4
... The ADSP-2195 instruction set provides flexible data moves and multifunction (one or two data moves with a computation) instructions. Every single-word instruction can be executed in a single processor cycle. The ADSP-2195 assembly language uses an algebraic syntax for ease of coding and readability. A comprehensive set of development tools supports program development ...
Page 5
... Program memory can store both instructions and data, per- mitting the ADSP-2195 to fetch two operands in a single cycle, one from program memory and one from data memory. The DSP’s dual memory buses also let the ADSP-219x core fetch an operand from data memory and the next instruction from program memory in a single cycle ...
Page 6
... Before a cross page jump or call, the program must set the program sequencer’s IJPG register to the appropriate memory page. The ADSP-2195 has 1K word of on-chip ROM that holds boot routines. If peripheral booting is selected, the DSP starts executing instructions from the on-chip boot ROM, which starts the boot process from the selected peripheral ...
Page 7
... Figure 2. ADSP-2195 Memory Map Figure 3. ADSP-2195 Memory Map, with On-Chip ROM On-Chip Memory Security The ADSP-2195 has a maskable option to protect the contents of on-chip memories from being accessed. When REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice ...
Page 8
... I/O space. These instructions use an 18-bit address that is assembled from an 8-bit I/O page (IOPG) register and a 10-bit immediate value supplied in the instruction. Both the ADSP-219x core and a Host (through the Host Port Interface) can access I/O memory space. Boot Memory Space Boot memory space consists of one off-chip bank with 254 pages ...
Page 9
... DSP’s state. DMA Controller The ADSP-2195 has a DMA controller that supports automated data transfers with minimal overhead for the DSP core. Cycle stealing DMA transfers can occur between the ADSP-2195’ ...
Page 10
... Memory DMA 11—Lowest Host Port The ADSP-2195’s Host port functions as a slave on the external bus of an external Host. The Host port interface lets a Host read from or write to the DSP’s memory space, boot space, or internal I/O space. Examples of Hosts include external microcontrollers, microprocessors, or ASICs. ...
Page 11
... Otherwise, the Host port interface asserts ACK when it has completed the memory access successfully. DSP Serial Ports (SPORTs) The ADSP-2195 incorporates three complete synchronous serial ports (SPORT0, SPORT1, and SPORT2) for serial and multiprocessor communications. The SPORTs support the following features: • ...
Page 12
... The timers can be used to provide a hardware-assisted autobaud detection mechanism for the UART interface. Programmable Flag (PFx) Pins The ADSP-2195 has 16 bidirectional, general-purpose I/O, Programmable Flag (PF15–0) pins. The PF7–0 pins are dedicated to general-purpose I/O. The PF15–8 pins serve either as general-purpose I/O pins (if the DSP is connected to an 8-bit external data bus) or serve as DATA15– ...
Page 13
... Power-Down Core • Power-Down Core/Peripherals • Power-Down All Idle Mode When the ADSP-2195 is in Idle mode, the DSP core stops executing instructions, retains the contents of the instruc- tion pipeline, and waits for an interrupt. The core clock and peripheral clock continue running. ...
Page 14
... PLL) resumes executing instructions with the instruc- tion after the IDLE. Clock Signals The ADSP-2195 can be clocked by a crystal oscillator or a buffered, shaped clock derived from an external clock oscil- lator crystal oscillator is used, the crystal should be connected across the CLKIN and XTAL pins, with two ...
Page 15
... OPMODE bit appropriately during runtime prior to using the corre- sponding peripheral. Booting Modes The ADSP-2195 has seven mechanisms (listed in for automatically loading internal program memory after reset. Table 6. Select Boot Mode (OPMODE, BMODE1, and ...
Page 16
... The bus request feature operates at all times, even while the DSP is booting and RESET is active. The ADSP-2195 asserts the BGH pin when it is ready to start another external port access, but is held off because the bus was previously granted. This mechanism can be extended to define more complex arbitration protocols for implementing more elaborate multimaster systems ...
Page 17
... Maintain a one-to-one correspondence with the tool’s command line switches. Analog Devices’ DSP emulators use the IEEE 1149.1 JTAG test access port of the ADSP-2195 processor to monitor and control the target board processor during emulation. The emulator provides full-speed emulation, allowing inspection and modification of memory, registers, and processor stacks ...
Page 18
... ADSP-219x/2191 DSP Hardware Reference. PIN DESCRIPTIONS ADSP-2195 pin definitions are listed in ADSP-2195 inputs are asynchronous and can be asserted asynchronously to CLKIN (or to TCK for TRST). Unused inputs should be tied or pulled to V except for ADDR21–0, DATA15–0, PF7-0, and inputs that ...
Page 19
... External Port Boot Space Select IOMS O/T External Port IO Space Select REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. ADSP-2195 19 ...
Page 20
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 Table 7. Pin Descriptions (Continued) Pin Type Function MS3–0 O/T External Port Memory Space Selects BR I External Port Bus Request BG O External Port Bus Grant BGH O External Port Bus Grant Hang HAD15–0 I/O/T Host Port Multiplexed Address and Data Bus ...
Page 21
... Test Data Output (JTAG). Serial scan output of the boundary scan path. TRST I Test Reset (JTAG). Resets the test state machine. TRST must be asserted (pulsed low) after power-up or held low for proper operation of the ADSP-2195. The TRST pin has internal pull-down resistor. EMU O Emulation Status (JTAG) ...
Page 22
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 SPECIFICATIONS RECOMMENDED OPERATING CONDITIONS 1 Parameter Description V Internal (Core) Supply Voltage DDINT V External (I/O) Supply Voltage DDEXT V High Level Input Voltage IH1 V High Level Input Voltage IH2 V Low Level Input Voltage IL T Ambient Operating Temperature ...
Page 23
... MHz HCLK = 80 MHz, CCLK = 160 7,8 MHz PLL Enabled, Core, HCLK, CLKIN 7 Disabled HCLK = 80 MHz PLL, Core, HCLK, CLKIN Disabled MHz 25°C, CASE ADSP-2195 Min Typical Max Unit 1 mA 184 mA 215 100 µA 7 TBD pF 23 ...
Page 24
... ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADSP-2195 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid perfor- mance degradation or loss of functionality ...
Page 25
... MSELx/BYPASS stable before RESET asserted setup MSLS t MSELx/BYPASS stable after RESET de-asserted hold MSLH 1 Figure 11 shows a 2 ratio between CLKOUT = 2 CLKIN (or t see the System Design chapter of the ADSP-219x/2191 DSP Hardware Reference clock multiplier mode and MSEL6–0 set for 1:1 (or CLKIN=CCLK bypass mode CCLK REV ...
Page 26
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 Programmable Flags Cycle Timing Table 9 and Figure 12 describe programmable flag operations. Table 9. Programmable Flags Cycle Timing Parameter Description Switching Characteristic t Flag output delay with respect to HCLK DFO t Flag output hold after HCLK high ...
Page 27
... This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Min 1 6.25 32 equals (2 –1) cycles. HTO Figure 13. Timer PWM_OUT Cycle Timing ADSP-2195 Max Unit 32 (2 –1) cycles ns 27 ...
Page 28
... ACK. To add waits with ACK, the DSP must see ACK low at the rising edge of EMI clock. ACK low causes the DSP to wait, and the DSP requires two EMI clock cycles after ACK goes high to finish the access. For more information, see the External Port chapter in the ADSP-219x/2191 DSP Hardware Reference Table 11. External Port Write Cycle Timing ...
Page 29
... For current information contact Analog Devices at 800/262-5643 REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Figure 14. External Port Write Cycle Timing ADSP-2195 29 ...
Page 30
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 External Port Read Cycle Timing Table 12 and Figure 15 describe external port read operations. For additional information on the ACK signal, see the discussion on on page 28. Table 12. External Port Read Cycle Timing Parameter Description ...
Page 31
... For current information contact Analog Devices at 800/262-5643 REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Figure 15. External Port Read Cycle Timing ADSP-2195 31 ...
Page 32
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 External Port Bus Request and Grant Cycle Timing Table 13 and Figure 16 describe external port bus request and bus grant operations. Table 13. External Port Bus Request and Grant Cycle Timing Parameter Description Switching Characteristics ...
Page 33
... Figure 16. External Port Bus Request and Grant Cycle Timing REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. ADSP-2195 33 ...
Page 34
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 Host Port ALE Mode Write Cycle Timing Table 14 and Figure 17 describe host port write operations in Address Latch Enable (ALE) mode. For more information on ACK, Ready, ALE, and ACC mode selection, see the Host port modes description Table 14 ...
Page 35
... For current information contact Analog Devices at 800/262-5643 REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Figure 17. Host Port ALE Mode Write Cycle Timing ADSP-2195 35 ...
Page 36
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 Host Port ACC Mode Write Cycle Timing Table 15 and Figure 18 describe host port write operations in Address Cycle Control (ACC) mode. For more information on ACK, Ready, ALE, and ACC mode selection, see the Host port modes description Table 15 ...
Page 37
... For current information contact Analog Devices at 800/262-5643 REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Figure 18. Host Port ACC Mode Write Cycle Timing ADSP-2195 37 ...
Page 38
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 Host Port ALE Mode Read Cycle Timing Table 16 and Figure 19 describe host port read operations in Address Latch Enable (ALE) mode. For more information on ACK, Ready, ALE, and ACC mode selection, see the Host port modes description Table 16 ...
Page 39
... For current information contact Analog Devices at 800/262-5643 REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Figure 19. Host Port ALE Mode Read Cycle TIming ADSP-2195 39 ...
Page 40
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 Host Port ACC Mode Read Cycle Timing Table 17 and Figure 20 describe host port read operations in Address Cycle Control (ACC) mode. For more information on ACK, Ready, ALE, and ACC mode selection, see the Host port modes description Table 17 ...
Page 41
... For current information contact Analog Devices at 800/262-5643 REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Figure 20. Host Port ACC Mode Read Cycle TIming ADSP-2195 41 ...
Page 42
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 Serial Port (SPORT) Clocks and Data Timing Table 18 and Figure 21 describe SPORT transmit and receive operations. Table 18. Serial Port (SPORT) Clocks and Data Timing Parameter Description Switching Characteristics t RFS Hold after RCLK (Internally Generated RFS) ...
Page 43
... For current information contact Analog Devices at 800/262-5643 REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Figure 21. Serial Port (SPORT) Clocks and Data ADSP-2195 43 ...
Page 44
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 Serial Port (SPORT) Frame Synch Timing Table 19 and Figure 22 describe SPORT frame synch operations. To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) R/TCLK width ...
Page 45
... For current information contact Analog Devices at 800/262-5643 REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Figure 22. Serial Port (SPORT) Frame Synch ADSP-2195 45 ...
Page 46
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 Serial Peripheral Interface (SPI) Port—Master Timing Table 20 and Figure 23 describe SPI port master operations. Table 20. Serial Peripheral Interface (SPI) Port—Master Timing Parameter Description Switching Characteristics t SPIxSEL low to first SCLK edge (x ...
Page 47
... For current information contact Analog Devices at 800/262-5643 Figure 23. Serial Peripheral Interface (SPI) Port—Master REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. ADSP-2195 47 ...
Page 48
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 Serial Peripheral Interface (SPI) Port—Slave Timing Table 21 and Figure 24 describe SPI port slave operations. Table 21. Serial Peripheral Interface (SPI) Port—Slave Timing Parameter Description Switching Characteristics t SPISS assertion to data out active DSOE ...
Page 49
... For current information contact Analog Devices at 800/262-5643 REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Figure 24. Serial Peripheral Interface (SPI) Port—Slave ADSP-2195 49 ...
Page 50
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 Universal Asynchronous Receiver-Transmitter (UART) Port—Receive and Transmit Timing Figure 25 describes UART port receive and transmit oper- ations. The maximum baud rate is HCLK/16. As shown in Figure 25 there is some latency between the generation 50 This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice ...
Page 51
... Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. JTAG Test And Emulation Port Timing Table 22 and Figure 26 describe JTAG port operations. Min Figure 26. JTAG Port Timing ADSP-2195 Max Unit ...
Page 52
... For current information contact Analog Devices at 800/262-5643 Output Drive Currents Figure 27 shows typical I-V characteristics for the output drivers of the ADSP-2195. The curves represent the current drive capability of the output drivers as a function of output voltage. Power Dissipation Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers ...
Page 53
... The bus cycle time is 100 MHz (t HCLK REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing but selects CK with EXT = 10 nsec) ADSP-2195 53 ...
Page 54
... Figure 31. trip point, as shown in the Output Enable/Disable diagram (Figure 32). If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving. ADSP-2195 EXT 10 TBD W 10 ...
Page 55
... DSP is operating (as close as possible to the influence performance. thermal pathways) with a thermal adhesive. Thermal Characteristics Where: The ADSP-2195 comes in a 144-lead LQFP or 144-lead • T AMB Ball Grid Array (mini-BGA) ture (measured near top package. The ADSP-2195 is surface of package) specified for an ambient tem- • ...
Page 56
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 Figure 36. Typical Output Rise Time (10%-90%, V =Min) vs. Load Capacitance DDEXT Figure 37. Typical Output Delay or Hold vs. Load Capacitance (at Max Case Temperature) = – AMB CASE Figure 38. T Calculation CASE 1 Table 25. Values CA Airflow 0 100 (Linear Ft./Min.) ...
Page 57
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 1 These are preliminary estimates. 57 This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. ...
Page 58
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 Table 26. 144-Lead LQFP ADSP-2195 144-Lead Pins (Alphabetically By LQFP Pinout Signal) (Continued) Table 26 lists the LQFP pinout by signal name. SIGNAL Table 26. 144-Lead LQFP BMODE1 Pins (Alphabetically By BMS Signal) BR SIGNAL PIN # BYPASS A0 84 CLKOUT A1 85 ...
Page 59
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 Table 27 Table 26. 144-Lead LQFP Pins (Alphabetically By pinout by pin number. Signal) (Continued) Table 27. 144-Lead LQFP Pins (Numerically By Pin SIGNAL PIN # Number TRST 79 SIGNAL TXD 53 D14 V 13 DDEXT D15 V 25 DDEXT HAD0 V 40 DDEXT HAD1 ...
Page 60
... ADSP-2195 For current information contact Analog Devices at 800/262-5643 Table 27. 144-Lead LQFP Pins (Numerically By Pin Number (Continued) SIGNAL PIN # DDEXT GND A10 96 A11 97 A12 98 A13 99 V 100 DDEXT A14 101 A15 102 A16 103 A17 104 ...
Page 61
... D11 141 D12 142 V 143 DDEXT D13 144 REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. ADSP-2195 61 ...
Page 62
... September 2001 For current information contact Analog Devices at 800/262-5643 ADSP-2195 144-Lead Mini-BGA Pinout Table 28 lists the mini-BGA pinout by signal name. Table 28. 144-Lead Mini-BGA Pins (Alphabetically By Signal) SIGNAL BALL # A0 J11 H10 A3 G12 A4 H11 A5 G10 A6 F12 A7 G11 A8 F10 A9 F11 A10 E12 A11 ...
Page 63
... SIGNAL BALL # PF2 M2 PF3 L2 PF4 M3 PF5 L3 PF6 K3 PF7 M4 RCLK0 K7 RCLK1 J9 RCLK2 RESET L12 RFS0 K8 RFS1 M10 RFS2 M6 RXD K6 TCK K11 DT0 H6 TCLK1 M9 TCLK2 K5 TDI K12 TDO L11 TFS0 M8 TFS1 J8 TFS2 M5 TMR0 K4 TMR1 L4 TMR2 J4 TMS K10 TRST J12 TXD M7 ADSP-2195 63 ...
Page 64
... Table 29. 144-Lead Mini-BGA Pins (Numerically By Ball Number) SIGNAL BALL # GND A1 D13 CLKIN ACK A8 MS1 A9 BMS A10 A21 A11 GND A12 D14 B1 D15 B2 HAD1 B3 D11 XTAL BGH B10 A20 B11 A19 B12 HAD0 C1 HAD2 C2 D12 C3 D10 ADSP-2195 64 ...
Page 65
... SIGNAL BALL # A10 E12 HAD10 F1 HAD12 F2 HAD14 DDINT V F5 DDEXT V F6 DDEXT GND F7 GND F8 GND F9 A8 F10 A9 F11 A6 F12 HACK_P G1 HAD13 G2 HAD15 G3 GND G4 GND G5 GND DDEXT V G8 DDEXT V G9 DDINT A5 G10 A7 G11 A3 G12 HCMS H1 HA16 H2 HACK H3 DT2 H4 GND H5 ADSP-2195 65 ...
Page 66
... Table 29. 144-Lead Mini-BGA Pins (Numerically By Ball Number) (Continued) SIGNAL BALL # TDI K12 PF1 L1 PF3 L2 PF5 L3 TMR1 L4 DR2 L5 GND L6 DR0 L7 DT1 L8 BMODE1 L9 BMODE0 L10 TDO L11 RESET L12 GND M1 PF2 M2 PF4 M3 PF7 M4 TFS2 M5 RFS2 M6 TXD M7 TFS0 M8 TCLK1 M9 RFS1 M10 BYPASS M11 GND M12 ADSP-2195 66 ...
Page 67
... METRIC THIN PLASTIC QUAD FLATPACK (LQFP) (ST-144) REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. OUTLINE DIMENSIONS 144-BALL MINI-BGA (CA-144) ADSP-2195 67 ...
Page 68
... Part Number Ambient Temperature Range Instruction Rate On-Chip SRAM ADSP-2195MKST -160X 0ºC to 70ºC ADSP-2195MBST -140X -40ºC to 85ºC ADSP-2195MKCA-160X 0ºC to 70ºC ADSP-2195MBCA-140X -40ºC to 85º Plastic Thin Quad Flatpack (LQFP Mini Ball Grid Array REV. PrA This information applies to a product under development ...