saa7826 NXP Semiconductors, saa7826 Datasheet
saa7826
Available stocks
Related parts for saa7826
saa7826 Summary of contents
Page 1
... DATA SHEET SAA7826 CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control Product specificationSupersedes data of 2003 Aug 04 INTEGRATED CIRCUITS 2003 Oct 01 ...
Page 2
... PACKAGE OUTLINE 16 SOLDERING 16.1 Introduction to soldering surface mount packages 16.2 Reflow soldering 16.3 Wave soldering 16.4 Manual soldering 16.5 Suitability of surface mount IC packages for wave and reflow soldering methods 17 DATA SHEET STATUS 18 DEFINITIONS 19 DISCLAIMERS 20 PURCHASE OF PHILIPS I 2 Product specification SAA7826 2 C-bus mode) 2 S-BUS 2 C COMPONENTS ...
Page 3
... GENERAL DESCRIPTION This document covers versions M0 and M1 of the CD audio decoder IC. The SAA7826 audio decoder IC which combines the function of the SAA732X IC with the pre-amplifier and laser control functions previously found in the TZA102X IC. The design is intended to reduce the external component count and hence the Bill Of Material (BOM). ...
Page 4
... S/N onboard DAC signal-to-noise ratio DAC 2003 Oct 01 PACKAGE DESCRIPTION plastic low profile quad flat package; 80 leads; body 12 12 1.4 mm CONDITIONS mode mode mode 4 Product specification SAA7826 VERSION SOT315-1 MIN. TYP. MAX. UNIT 1.65 1.8 1.95 V 3.0 3.3 3 ...
Page 5
... CONTROL ERROR CORRECTOR FLAGS AUDIO PROCESSOR EBU INTERFACE SERIAL DATA INTERFACE SERIAL DATA (LOOPBACK) INTERFACE DEM DAC KILL HEADPHONE BUFFERS LKILL RKILL BUFV pos BUFGND SAA7826 80 LASER CSLICE 67 MOTO1 68 MOTO2 39 CFLAG 62 DOBM SCLK 47 WCLK 46 DATA 44 ...
Page 6
... KILL output for left channel (configurable as open-drain) O KILL output for right channel (configurable as open-drain text output to microcontroller ready fl text output data to microcontroller I CD text microcontroller clock input O correction flag output (open-drain) SUP digital ground 1 6 Product specification SAA7826 DESCRIPTION ...
Page 7
... SUP digital supply voltage 3 I versatile pin 1 input I versatile pin 2 input O versatile pin 3 output O versatile pin 4 output O versatile pin 5 output I test pin 1 input I test pin 2 input I test pin 3 input I test pin 4 input O laser drive output 7 Product specification SAA7826 DESCRIPTION ...
Page 8
... CSLICE 15 V DDA2 16 V SSA2 17 OSCOUT 18 OSCIN 19 V SSA3 20 2003 Oct 01 SAA7826HL Fig.2 Pin configuration. 8 Product specification SAA7826 60 SBSY 59 SFSY 58 SUB 57 RCK 56 STATUS 55 SILD RAB 54 53 SCL 52 SDA 51 RESET 50 CLK4/12 49 CLK16 48 SCLK 47 WCLK 46 DATA ...
Page 9
... The SAA7826 removes the need for an external diode signal pre-amplifier. A simplified diagram of the HF data path is illustrated in Fig.3. The high-pass filter, equalizing filter, HF gain and adaptive slicer are all register programmable, thus enabling the SAA7826 to be optimized for the intended application. handbook, full pagewidth ...
Page 10
... CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control 7.2.4 S TANDBY MODES The SAA7826 can be placed in two standby modes, selected by decoder register B (it should be noted that the device core is still active): Standby 1: CD STOP mode; most I/O functions are switched off Standby 2: CD PAUSE mode ...
Page 11
... DAC with integrated pre-amp and laser control 7.4 Data slicer and bit clock regenerator The SAA7826 has an integrated adaptive data slicer which is clocked at 67 MHz. The slice level is controlled by internal current sources which are switched onto and integrated by the external capacitor connected to the CSLICE pin ...
Page 12
... X01X X10X 0111 multi-write (9 4 bits) 2.19 272.1/n s Fig.6 Serial data format for DC offset data. 12 Product specification SAA7826 FUNCTION settling time = 354 s settling time = 1 ms settling time = 2 ms settling time = 10 ms select D1 select D1 select D2 select D3 select D4 select R1 select R2 select D1 ...
Page 13
Acrobat reader. white to force landscape pages to be ... new shadow register 7 bank 2: 0XXX = pass all data 1XXX = pass ...
Page 14
Acrobat reader. white to force landscape pages to be ... new shadow register 7 bank 2: 0XXX = pass all data 1XXX = pass ...
Page 15
... CRC bytes, although the latter 2 bytes are dropped internally once the CRC calculation is complete. Refer to the “Red Book” for further details relating to the format text PACK The timing diagram for the CD text interface is illustrated in Fig.11. (CD ) GRAPHICS 15 Product specification V4 SUBCODE INTERFACE CD TEXT INTERFACE SAA7826 ...
Page 16
... SUB 2003 Oct 01 SF1 SF2 SF3 P-W P-W EIAJ 4-wire subcode interface SF1 SF2 SF3 P-W P-W EIAJ 3-wire subcode interface SFSY RCK SUB Fig.9 EIAJ subcode (CD graphics) interface format. 16 Product specification SF97 SF0 SF1 P-W SF97 SF0 SF1 P SAA7826 MBG410 ...
Page 17
... Where n = disc speed. 7.8 FIFO and error correction The SAA7826 has a 8 frame FIFO. The error corrector type, with error corrections on both C1 (32 symbol) and C2 (28 symbol) frames. Four symbols are used from each frame as parity symbols. This error corrector can correct up to two errors on the C1 level and up to four errors on the C2 level ...
Page 18
... frame contained 4 errors frame uncorrectable interpolations least one 1-sample interpolation least one hold and no interpolations least one hold and one 1-sample interpolation 18 Product specification SAA7826 33.9 MBG425 DESCRIPTION ...
Page 19
... D IGITAL OVERSAMPLING FILTER For optimization of performance with an external DAC, the SAA7826 contains times oversampling IIR filter. The filter specification of the 4 times oversampling filter is given in Table 5. The attenuation does not include the sample-and-hold at the external DAC output or the DAC post filter. When using the oversampling filter, the output level is scaled 0 ...
Page 20
... The DAC is equipped with two pairs of stereo outputs for driving medium impedance line outputs and for directly s driving low impedance headphones. A pair of analog inputs are provided to enable external audio sources to make use of the headphone output buffers. Audio data from the decoder part of the SAA7826 can be routed as described in Sections 7.10.1.1 and 7.10.1.2. Table 6 Shadow register SHADOW SHADEN BITS ...
Page 21
... Absorption (ESA) IC. This is known as loopback mode and is enabled by setting shadow register 7 to 0000. This enables the serial data output pins (SCLK, WCLK, DATA and EF) so that data can be routed from the SAA7826 to an external ESA system (or external DAC). The serial data from an external ESA IC can then also be input to the onboard DAC on the SAA7826 by utilising the serial data input interface (SCLI, SDI and WCLI) ...
Page 22
Acrobat reader. white to force landscape pages to be ... SCLK DATA LEFT CHANNEL DATA (WCLK NORMAL POLARITY) WCLK EF ...
Page 23
... CFLG error and interpolation flags when selected by register A first 4 bits not used (always zero); twos complement; LSB = bit 12, MSB = bit 27 valid = logic 0 used for subcode data (Q-to-W) control bits and category code even parity for bits DESCRIPTION 23 Product specification SAA7826 F ORMAT DESCRIPTION ...
Page 24
... The versatile pins interface The SAA7826 has five pins that can be reconfigured for different applications. The functions of these versatile pins are identical to the SAA732x series and can be programmed by decoder registers C, D and shadow register 3 (bank 1) as shown in Table 11 ...
Page 25
... V4 and V5) Q-to-W subcode output output = 0 output = 1 de-emphasis output (active HIGH) output = 0 output = 1 Pulse density output mode PWM output mode (2-line) 240 ns Brake MGA366 SAA7826 n) MHz internal ...
Page 26
... DAC with integrated pre-amp and laser control MOTO1 7.15.1.3 PWM output mode (4-line) By using two extra outputs from the versatile pins interface possible to use the SAA7826 with a 4-input motor bridge. The timing is illustrated in Fig 18. A typical application diagram is illustrated in Fig 19. t rep ...
Page 27
... PINDLE MOTOR OPERATING MODES The operating modes of the motor servo are controlled by decoder register 1; see Table 12. In the SAA7826 decoder there is an anti-windup mode for the motor servo, selected via decoder register 1. When the anti-windup mode is activated the motor servo integrator will hold if the motor output saturates ...
Page 28
... FIFO will be automatically reset to 50% and the audio interpolator will conceal as n Hz, 1. and much as possible to minimize the effect of data loss. DESCRIPTION Fig.20 Motor servo mode diagram. 28 Product specification FIFO OVERFLOW MGA362 - SAA7826 and ...
Page 29
... R1 and R2. ADDRESS DATA 1010 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 29 Product specification SAA7826 VOLTAGE MODE INITIAL (mV 100 120 150 200 270 350 450 600 720 960 reset ...
Page 30
... The four signals from the central aperture detectors, together with the satellite detector signals generate a Track Position signal (TPI) which can be formulated as follows: TPI = sign [( D4) Where the weighting factor sum_gain is generated internally by the SAA7826 during initialization. 30 Product specification SAA7826 VOLTAGE MODE INITIAL ...
Page 31
... Whenever FOK is false for longer than approximately assumed that the focus point is lost. A fast restart procedure is initiated which is capable of restarting the focus loop within 200 to 300 ms depending on the programmed coefficients of the microcontroller. 31 Product specification SAA7826 SATELLITE DIODE SATELLITE ...
Page 32
... During the actuator jump mode, velocity control with a PI controller is used for the actuator. The sledge is then continuously controlled using the filtered value of the radial PID output. All filter parameters (for actuator and sledge) are user programmable. 32 Product specification SAA7826 ACCESS (1) SPEED decreasing velocity maximum ...
Page 33
... D EFECT DETECTION A defect detection circuit is incorporated into the SAA7826 defect is detected, the radial and focus error signals may be zeroed, resulting in better playability. The defect detector can be switched off, applied only to focus control or applied to both focus and radial controls under software control (part of foc_parm1). ...
Page 34
... The focus Watchdog is always active, the radial Watchdogs are selectable via the radcontrol parameter. 34 Product specification SAA7826 DEFECT PROGRAMMABLE GENERATION HOLD-OFF Decoder interface Automatic error handling ...
Page 35
... L ASER INTERFACE The laser diode pre-amplifier function is built into the SAA7826; see Fig.23. The current can be regulated 120 mA [programmed via new shadow register A (bank 2) and register 3 (bank 3)], in four steps ranging from 58 full power. New shadow register A (bank 2) and register 3 (bank 3)] are used to select the step values ...
Page 36
... RAB is not used and must be tied LOW; see Fig.23. MICROCONTROLLER MICROCONTROLLER INTERFACE INTERFACE (DECODER) SAA7826 RAB = LOW SDA Fig.23 Microcontroller interface (3-wire mode). 36 Product specification 2 C-bus protocol where the SAA7826 C-bus slave address (read mode) = 31H 2 SCL SILD MDB503 SAA7826 C-bus mode, only ...
Page 37
... Oct 01 V DDA laser power control [register A (bank 2) and register 3 (bank 3)] error amplifier g m power-down or laser off MONITOR EXFILTER monitor diode Fig.24 Simplified block diagram of the laser driver. 37 Product specification SAA7826 power amplifier g m LASER laser 47 nF diode MBL442 ...
Page 38
... It should be noted that in the lock-to-disc mode ‘n’ is replaced by ‘d’, which is the disc speed factor. 38 Product specification SAA7826 Reading Q-channel subcode Behaviour of the SUBQREADY-I signal = 13.1/n ms (i.e. the 2 will be below 26.2/n ms (approximately). 3 ...
Page 39
... It should be noted that RAB must be held LOW; the command or data is interpreted by the SAA7826 after the HIGH-to-LOW transition of SILD; there must be a minimum time between SILD pulses. 7.17.1.8 ...
Page 40
... Fig.27 Microcontroller read protocol for decoder status on SDA. RAB handbook, full pagewidth (microcontroller) SCL (microcontroller) SDA (SAA782X) Fig.28 Microcontroller protocol for reading Q-channel subcode. 2003 Oct high-impedance high-impedance STATUS CRC STATUS 40 Product specification SAA7826 D1 D0 MBL446 MBL443 Qn–2 Qn–1 Qn MBL444 ...
Page 41
... Fig.29 SUBQREADY-I status timing when no subcode is read. handbook, full pagewidth RAB (microcontroller) SCL (microcontroller) SDA (SAA782X) Fig.30 SUBQREADY-I status timing when subcode is read. 2003 Oct 01 high CRC OK impedance 10.8/n ms READ start allowed Product specification CRC OK MBL447 15.4/n ms 2.3 MBL448 SAA7826 ...
Page 42
... Fig.32 Microcontroller protocol for repeated data in write servo commands. 2003 Oct command or data byte high-impedance microcontroller write (one byte: command or data) COMMAND DATA1 microcontroller write (full command) COMMAND DATA1 microcontroller write (full command) 42 Product specification DATA2 DATA3 MBG413 SAA7826 MBL449 ...
Page 43
... The SHADEN bits and subsequent shadow registers are programmed identically to the main decoder registers, i.e. they can be directly programmed when using the SAA7826 in 4-wire mode or programmed via the servo interface when using 3-wire or I decoder registers are given in Table 16 and the shadow registers in Table 18 ...
Page 44
... PLL lock 0101 status = V1 0110 status = V2 0111 status = MOTOR-OV 1000 status = FIFO overflow 1001 status = shock detect 1010 status = latched shock detect 1011 status = latched shock detect reset 44 Product specification SAA7826 FUNCTION INITIAL reset (1) INITIAL reset reset reset reset ...
Page 45
... XX01 motor power maximum 50% XX10 motor power maximum 75% XX11 motor power maximum 100% 00XX MOTO1, MOTO2 pins 3-state 01XX motor PWM mode 10XX motor PDM mode 11XX motor CDV mode 45 Product specification SAA7826 (1) INITIAL reset reset reset reset reset reset ...
Page 46
... KILL 00XX 01XX 0XXX mute type: soft mute audio (only available at 1 speed) 1XXX mute type: ROM hard mute (available and 4 speed) 46 Product specification SAA7826 (1) INITIAL reset reset reset reset reset reset reset reset reset reset ...
Page 47
... SHADEN bits = 10; new shadow registers (bank 2) enabled; all subsequent addresses will be decoded by shadow register (bank 2) XX11 SHADEN bits = 11; new shadow registers (bank 3) enabled; all subsequent addresses will be decoded by shadow register (bank 3) 47 Product specification SAA7826 (1) INITIAL reset reset reset reset reset reset ...
Page 48
... Product specification FUNCTION INTERNAL LOW-PASS BANDWIDTH BANDWIDTH (Hz) (Hz) 525 n 8400 n 263 n 16800 n 131 n 33600 n 1050 n 8400 n 525 n 16800 n 263 n 33600 n 2101 n 8400 n 1050 n 16800 n 525 n 33600 n 4200 n 8400 n 2101 n 16800 n 1050 n 33600 n FUNCTION SAA7826 (1) INITIAL reset INITIAL reset reset reset reset reset ...
Page 49
... Product specification SAA7826 FUNCTION INITIAL reset reset ...
Page 50
... X1XX 0XXX 1XXX 0111 XX10 XX11 X0XX X1XX 0XXX 1XXX 50 Product specification SAA7826 FUNCTION analog front-end active analog front-end powered down buffer amplifier on buffer amplifier off (power saving) DAC active DAC powered down normal mode current mode (bypass ...
Page 51
... XX00 XX01 XX10 XX11 00XX 01XX 10XX 11XX 51 Product specification SAA7826 FUNCTION approximately 58% (laser power control approximately 72% (laser power control see shadow register 3 (bank 3) approximately 86% (laser power control approximately 100% (laser power control see shadow register 3 ...
Page 52
... XXX0 XXX1 000X 001X 010X SIZE (DATA ADDRESS NIBBLES) 0111 9 1010 4 52 Product specification SAA7826 FUNCTION select D1 select D1 select D2 select D3 select D4 select R1 select R2 select D1 60% (laser power control 87% (laser power control see shadow register A (bank 2) 73% (laser power control ...
Page 53
... DC offset level for R2 (reset value = 000000) <3:0> see Table 23 <7:4> see Table 24 <9:8> equaliser operating speed (reset <15:10> see Table 25 Table 24 Slicer threshold tracking slew rate (ISlice code DESCRIPTION 53 Product specification SAA7826 DESCRIPTION to current conversion) DATA CURRENT ( A) 0000 10 (reset) 0001 10 0010 20 0011 30 ...
Page 54
... DEVIATION 10 37.5% 28.2% 17.6% 9.2% 0% +8.6% +18% 20 37.5% 28.2% 17.6% 9.2% 0% +8.6% +18% 30 37.5% 28.2% 17.6% 9.2% 0% +8.6% +18% 40 37.5% 28.2% 17.6% 9.2% 0% +8.6% +18% 54 Product specification SAA7826 ACTUAL FREQUENCY (kHz) 6.367 (reset) 7.31 8.395 9.247 10.186 11.066 12.023 12.706 14.588 16.520 18.45 20.324 22.080 23.988 18.967 21.777 24.660 27.542 30.339 32.961 35.318 25.003 29.107 32.961 36.307 39.994 43.451 47.206 ...
Page 55
... B1H 1 <sledge_level> 93H 3 <re_offset> <re_gain> <sum_gain> 1 <decoder_reg_data> A2H 2 <param_ram_addr> <param_data> <Q_sub1 to 10> <peak_l> <peak_r> 70H <foc_stat> <rad_stat> <rad_int_lpf> <tracks_hi> <tracks_lo> E0H <intreq> <dec_stat> <seq_stat> <motor_start_time> F0H <re_offset> <re_gain> <sum_gain> 55 Product specification SAA7826 PARAMETERS ...
Page 56
... FFH brake distance of sledge voltage on sledge during long jump voltage on sledge when steered sledge integrator crossover frequency sledge low-pass frequencies sledge gain sledge operation mode pulse width pulse height SAA7826 ...
Page 57
... AGC control frequency of injected signal phase shift of injected signal amplitude of signal injected amplitude of signal injected focus/radial gain SAA7826 ...
Page 58
... Focusing system xx1x xxxx single foucault xx0x xxxx double foucault SAA7826 kHz 4 3.90 4.55 5.19 5.82 6.46 7.72 8.98 10.22 11.46 12.69 15.13 17.54 19.93 22.28 25.40 30.26 35.08 39 ...
Page 59
... Table 34 foc_gain parameter: focus gain 0.045 foc_gain value (decimal) 0.06 0.09 0.125 0.18 1.0 CA min 0.0225 0.03 0.045 0.06 0.09 0.125 0.18 1.0 59 Product specification SAA7826 Minimum threshold for (d d )/( always 1 1/127 2 2/127 i i/127 64 64/127 65 to 127/127 127 continuous ramping not allowed Focus integrator strength f ...
Page 60
... Product specification SAA7826 rad_lead_length Radial lead value (hex) length 128 42 25.6 Ax 21 14 ...
Page 61
... Product specification strength Radial integrator (decimal) strength f 0 integrator hold 255 bandwidth, shock filter (low-pass, high-pass selection); RAM address 36H sledge_parm1 Sledge integrator f sledge_int x00x xxxx integrator disabled x10x xxxx x01x xxxx x11x xxxx SAA7826 Hz 5 0.3 0.6 0.31 i 79. 0.15 0.31 0.45 ...
Page 62
... RAM address 46H Hex time_lo time_hi SAA7826 Time low Time high ...
Page 63
... Integrator xxxx 0101 cross-over xxxx 0110 frequency xxxx 0111 during jump f 0 xxxx 1xxx integrator hold 10.0/K v 20.0 Product specification SAA7826 Gain constant Hex for short jump 30.0/K i 10.0/K xF 150.0/K Deceleration Deceleration time fast Hex time sledge actuator ...
Page 64
... RAM address 59H Hex 0000 0000 00 0100 0000 40 0010 0000 20 0110 0000 60 Product specification SAA7826 ms none 0 0. 0.5 1 80H) 0.5 64 0.5 128 Automatic radial servo switch-off control radial servo not infl ...
Page 65
... Sledge gain in steered mode Product specification SAA7826 Maximum sledge speed allowed in fast actuator steered mode, number of tracks (x 1000 tracks/sec) 0...127 not allowed 3... 127 3...127 128 128 64 reset value Maximum sledge ...
Page 66
... RAM address 67H Focus/radial AGC detection phase shift ( ( 60. 120. 60.47 128 1 a 60. 120. 60.47 128 SAA7826 (i 128) (i 144) (i 160) (i 176 (i 192 (i 208) (i 224 (i 240 16) (i 32) (i 48) (i 64) (i 80) (i 96) 3398.0 infi ...
Page 67
... AGC control AGC system off focus AGC active radial AGC active Value 128/256 i/256 0 i/256 128/256 67 Product specification SAA7826 re_gain Value 128 not allowed 127 1/256 128)/256 1 127/256 0 128/256 1 129/256 128)/256 127 255/256 ...
Page 68
... The peak current is limited to 25 times the corresponding maximum current. 5. Human body model. 6. Machine model. 2003 Oct 01 CONDITIONS internal rail 0.5 external rail 0.5 notes 1, 2 and 3 0.5 0.5 0.5 note 4 note 4 note 5 2000 note 6 200 Product specification SAA7826 MIN. MAX. UNIT +2 0.5 V DDD +6 DDD +2000 V ...
Page 69
... AND ref_sel ref_sel Product specification MIN. TYP. 1.65 1.8 1.95 4.0 5.0 6.0 3.0 3.3 3 amb 1.16 1.26 1. 960 0 960 note 4 note +20 SAA7826 MAX. UNIT MHz % ...
Page 70
... RESET only 70 Product specification MIN. TYP. MAX + 120 40 140 140 150 160 170 180 190 10 100 +100 43 100 2.0 0.8 0 2.0 0.8 SAA7826 UNIT kHz ...
Page 71
... pull- pull-down CMOS ; 5 ns OUTPUTS SLEW RATE LIMITED 0.4 V; note 0 DDD note Product specification SAA7826 MIN. TYP. MAX. ) 2.0 0 2.0 0 2.0 0 0.3 MOTO2 (5 V AND 0.4 V 0.4 DDD 4 4 10.2 14 ...
Page 72
... DDD 4 4 2.6 6 STATE OPEN DRAIN OUTPUT 2.0 0.8 13 0.4 V 0.4 DDD 4 4 8 STATE OUTPUT SLEW RATE LIMITED 2.0 0 0.4 V 0.4 DDD 4 4 8.6 10 13.8 1 SAA7826 MAX. UNIT SLEW RATE ...
Page 73
... V ; note 11 i DDD note 100 ppm at start- MIN. TYP. 0.7V TOL 0.05V TOL 0.8V DDD 0.85V DDD 8.4672 19.1 /GND). DDD = 5.5 V. TOL Product specification SAA7826 MAX. UNIT V 0.3V V TOL V 0.4 V 250 0.2V V DDD 0 MHz 23.0 mA/V ...
Page 74
... In the normal operating mode the subcode timing is directly related to the overspeed factor ‘n’. In the lock-to-disc mode ‘n’ is replaced by the disc speed factor ‘d’, 2003 Oct +85 C; unless otherwise specified. amb CONDITIONS n); see Fig.34; note 1 SUB ( pF) L 3-wire mode 74 Product specification SAA7826 MIN. TYP. MAX. 2/n 4/n 6/n 2/n 4/n 6/n 80/n 80/n 10/n 20/n 12 ...
Page 75
... SFSY RCK SUB 2003 Oct 01 t W(SBSY) t SFSYH t W(SFSY) T cy(frame) t SFSYL 0 d(SFSY RCK – 0 d(SFSY SUB) t h(RCK SUB) Fig.34 Subcode interface timing diagram. 75 Product specification T cy(block 0 d(RCK SUB – 0.8 V 0.8 V MGL718 SAA7826 ...
Page 76
... S-bus timing is directly related to the overspeed factor ‘n’. In the lock-to-disc mode clock period 0 Fig.35 I S-bus timing diagram. 76 Product specification MIN. TYP. 472.4/n 236.2/n 118.1/n 166/n 83/n 42/n 166/n 83/n 42/n 95/n 48/n 24/n 95/n 48/n 24 – 0 0.8 V – 0.8 V MBG407 SAA7826 MAX. UNIT ...
Page 77
... C; unless otherwise specified. amb NORMAL MODE CONDITIONS MIN. 480 480 720/n 20 note 2 20 720/n 240 710 710 480 77 Product specification SAA7826 LOCK-TO-DISC MODE MAX. MIN. MAX. 2400 2400 480/n 480/n 480/n 480 960 720 4800 720/n ...
Page 78
... NORMAL MODE CONDITIONS MIN. 830 0 950 480 120 – Product specification SAA7826 LOCK-TO-DISC MODE MAX. MIN. MAX. 830 0 950 480 120 – – dRZ MBL451 ...
Page 79
... Fig.37 4-wire bus microcontroller timing; write mode (decoder registers 0 to F). 2003 Oct 0 suD V – suCR DD 0 – 0 dWZ high-impedance MBG405 Product specification SAA7826 – 0.8 V ...
Page 80
... DAC with integrated pre-amp and laser control handbook, full pagewidth SILD 0.8 V SCL 0 – 0.8 V SDA (SAA782X) 0.8 V Fig.38 4-wire bus microcontroller timing; read mode (servo commands). 2003 Oct 01 t hCLR t suCLR V DD – 0 dLD 80 Product specification SAA7826 V DD – 0 dLZ MBL452 ...
Page 81
... DAC with integrated pre-amp and laser control handbook, full pagewidth SILD SCL 0 – 0.8 V SDA (microcontroller) 0.8 V Fig.39 4-wire bus microcontroller timing; write mode (servo commands). 2003 Oct 0 sCL dWZ Product specification SAA7826 dPLP V DD – 0 hCL MBG416 ...
Page 82
... F (35 V) C18 C19 22 F (38 V) C15 C17 R7 R10 3.3 nF 3.3 nF (100 V) (100 V) 100 k V SSD V SSD (0 TR3 BC337 SSD V SSD Product specification SAA7826 C25 470 pF ( C17 P 3 C18 88 F (16 V) ...
Page 83
... DATA SSD V SSD to headphone BMD 10 ( R23 B R22 B 10 C36 C37 B POLB stereo 3.5 s (16 V) ( SSD V SSD V SSD MBL744 Product specification SAA7826 ( audio out (R) audio out (L) ...
Page 84
... scale (1) ( 0.27 0.18 12.1 12.1 14.15 14.15 0.5 0.13 0.12 11.9 11.9 13.85 13.85 REFERENCES JEDEC JEITA MS-026 detail 0.75 1 0.2 0.15 0.1 0.30 EUROPEAN PROJECTION Product specification SAA7826 SOT315 (1) ( 1.45 1. 1.05 1.05 0 ISSUE DATE 00-01-19 03-02-25 ...
Page 85
... Use a low voltage ( less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds 300 C. When using a dedicated tool, all other leads can be soldered in one operation within seconds between 270 and 320 C. 85 Product specification SAA7826 ...
Page 86
... Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm. 2003 Oct 01 (1) (3) , TFBGA, VFBGA not suitable not suitable suitable not recommended not recommended 86 Product specification SAA7826 SOLDERING METHOD (2) WAVE REFLOW suitable (4) suitable suitable (5)(6) suitable (7) suitable ...
Page 87
... Product specification SAA7826 DEFINITION These products are not Philips Semiconductors ...
Page 88
... Philips. This specification can be ordered using the code 9398 393 40011. 2003 Oct 01 C COMPONENTS 2 C components conveys a license under the Philips’ system provided the system conforms to the I 88 Product specification SAA7826 2 C patent to use the 2 C specification defined by ...
Page 89
Philips Semiconductors – a worldwide company Contact information For additional information please visit http://www.semiconductors.philips.com. For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com. © Koninklijke Philips Electronics N.V. 2003 All rights are reserved. Reproduction in whole or in part is prohibited ...