mc68hc711k4 Freescale Semiconductor, Inc, mc68hc711k4 Datasheet - Page 116

no-image

mc68hc711k4

Manufacturer Part Number
mc68hc711k4
Description
Hcmos Microcontroller Unit
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc711k4CFN3
Manufacturer:
MOLEX
Quantity:
12 000
Part Number:
mc68hc711k4CFN3
Manufacturer:
FREESCALE
Quantity:
3 181
Part Number:
mc68hc711k4CFN3
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68hc711k4CFN4
Manufacturer:
FREESCALE
Quantity:
718
Part Number:
mc68hc711k4CFN4
Manufacturer:
FREESCALE
Quantity:
3 180
Part Number:
mc68hc711k4CFN4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc711k4CFNE4
Manufacturer:
ZARLINK
Quantity:
45
Part Number:
mc68hc711k4CFU4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc711k4VFN4
Manufacturer:
FREESCALE
Quantity:
800
Resets and Interrupts
Technical Data
116
Freescale Semiconductor, Inc.
For More Information On This Product,
– All nine timer interrupts are disabled because their mask bits
– The I4/O5 bit in the PACTL register is cleared to configure the
Real-time interrupt (RTI)
– The RTI enable bit in TMSK2 is cleared, masking automatic
– The rate control bits are cleared after reset and can be
Pulse accumulator
– The pulse accumulator system is disabled at reset.
– The PAI input pin defaults to a general-purpose input pin
Computer operating properly (COP) watchdog system
– The COP watchdog system is enabled if the NOCOP control
– The OPTION register’s CR[1:0] bits are cleared, setting the
Serial communications interface (SCI)
– At reset, the SCI baud rate control register
– All transmit and receive interrupts are masked and both the
– The SCI frame format is initialized to an 8-bit character size.
– The send break and receiver wake-up functions are disabled.
– The TDRE and TC status bits in the SCI status register are
have been cleared.
I4/O5 function as OC5; however, the OM5:OL5 control bits in
the TCTL1 register are clear so OC5 does not control the PA3
pin.
hardware interrupts.
initialized by software before the RTI system is enabled.
(PA7).
bit in the CONFIG register is clear and disabled if NOCOP is
set.
COP rate for the shortest duration timeout.
Rate Control
transmitter and receiver are disabled so the port pins default to
being general-purpose I/O lines.
both set, indicating that there is no transmit data in either the
transmit data register or the transmit serial shift register.
Go to: www.freescale.com
Resets and Interrupts
Register) is initialized to $0004.
(7.9.1 SCI Baud
M68HC11K Family
MOTOROLA

Related parts for mc68hc711k4