mc68hc711k4 Freescale Semiconductor, Inc, mc68hc711k4 Datasheet - Page 191

no-image

mc68hc711k4

Manufacturer Part Number
mc68hc711k4
Description
Hcmos Microcontroller Unit
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc711k4CFN3
Manufacturer:
MOLEX
Quantity:
12 000
Part Number:
mc68hc711k4CFN3
Manufacturer:
FREESCALE
Quantity:
3 181
Part Number:
mc68hc711k4CFN3
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68hc711k4CFN4
Manufacturer:
FREESCALE
Quantity:
718
Part Number:
mc68hc711k4CFN4
Manufacturer:
FREESCALE
Quantity:
3 180
Part Number:
mc68hc711k4CFN4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc711k4CFNE4
Manufacturer:
ZARLINK
Quantity:
45
Part Number:
mc68hc711k4CFU4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc711k4VFN4
Manufacturer:
FREESCALE
Quantity:
800
9.4.5 Pulse Accumulator Control Register
9.5 Input Capture (IC)
M68HC11K Family
MOTOROLA
Address: $0026
I4/O5 — Input Capture 4/Output Compare 5 Bit
To configure PA3 as input compare 4, clear DDA3 and set I4/05. To
configure PA3 as output compare 5, set DDA3 and clear I4/05. If the
DDA3 bit is set (configuring PA3 as an output) and IC4 is enabled,
writing a one to TI4/O5 causes an input capture. Writing to TI4/O5 has
no effect when DDA3 is cleared and/or OC5 is enabled.
The input capture function records the time an external event occurs by
latching the value of the free-running counter into one of the timer input
capture (TIC) registers when a selected edge is detected at its
associated timer input pin. Software can store latched values and use
them to compute the period and duration of events. For example, by
storing the times of successive edges of an incoming signal, software
can determine the period and pulse width of a signal. To measure the
period, two successive edges of the same polarity are captured. To
measure pulse width, two alternate polarity edges are captured.
Capture requests are latched on the opposite half cycle of PH2 from
when the timer counter is being incremented. This synchronization
process introduces a delay between edge occurrence and counter value
detection. Because these delays offset each other when the time
between two edges is measured, they can be ignored. There is a similar
delay for output compare between the actual compare point and when
the output pin changes state.
Reset:
Read:
Write:
Freescale Semiconductor, Inc.
Figure 9-7. Pulse Accumulator Control Register (PACTL)
For More Information On This Product,
0 = Configure PA3 as OC5
1 = Configure PA3 as IC4
Bit 7
0
0
Go to: www.freescale.com
PAEN
Timing System
6
0
PAMOD
5
0
PEDGE
4
0
3
0
0
I4/O5
2
0
Input Capture (IC)
RTR1
1
0
Timing System
Technical Data
RTR0
Bit 0
0
191

Related parts for mc68hc711k4