mc68hc711d3 Freescale Semiconductor, Inc, mc68hc711d3 Datasheet - Page 103

• Manufacturer Part Number: mc68hc711d3
• Description: M Hc11 Microcontrollers Microcontroller
• Manufacturer: Freescale Semiconductor, Inc

8.7.2 Pulse Accumulator Count Register
The 8-bit read/write pulse accumulator count register (PACNT) contains the count of external input events
at the PAI input or the accumulated count. The counter is not affected by reset and can be read or written
at any time. Counting is synchronized to the internal PH2 clock so that incrementing and reading occur
during opposite half cycles.
8.7.3 Pulse Accumulator Status and Interrupt Bits
The pulse accumulator control bits, PAOVI and PAII, PAOVF, and PAIF are located within timer registers
TMSK2 and TFLG2.
PAOVI and PAOVF — Pulse Accumulator Interrupt Enable and Overflow Flag
PAII and PAIF — Pulse Accumulator Input Edge Interrupt Enable and Flag
Freescale Semiconductor
The PAOVF status bit is set each time the pulse accumulator count rolls over from $FF to $00. To clear
this status bit, write a 1 in the corresponding data bit position (bit 5) of the TFLG2 register. The PAOVI
control bit allows configuring the pulse accumulator overflow for polled or interrupt-driven operation
and does not affect the state of PAOVF. When PAOVI is 0, pulse accumulator overflow interrupts are
inhibited, and the system operates in a polled mode, which requires PAOVF to be polled by user
software to determine when an overflow has occurred. When the PAOVI control bit is set, a hardware
interrupt request is generated each time PAOVF is set. Before leaving the interrupt service routine,
software must clear PAOVF by writing to the TFLG2 register.
The PAIF status bit is automatically set each time a selected edge is detected at the PA7/PAI/OC1 pin.
To clear this status bit, write to the TFLG2 register with a 1 in the corresponding data bit position (bit
4). The PAII control bit allows configuring the pulse accumulator input edge detect for polled or
interrupt-driven operation but does not affect setting or clearing the PAIF bit. When PAII is 0, pulse
accumulator input interrupts are inhibited, and the system operates in a polled mode. In this mode, the
PAIF bit must be polled by user software to determine when an edge has occurred. When the PAII
control bit is set, a hardware interrupt request is generated each time PAIF is set. Before leaving the
interrupt service routine, software must clear PAIF by writing to the TFLG register.
Address:
Address:
Address:
Reset:
Reset:
Reset:
Read:
Read:
Read:
Write:
Write:
Write:
Figure 8-21. Pulse Accumulator Count Register (PACNT)
$0027
$0024
$0025
Bit 7
Bit 7
Bit 7
Bit 7
TOF
TOI
Figure 8-22. Timer Interrupt Mask 2 Register (TMSK2)
0
0
Figure 8-23. Timer Interrupt Flag 2 Register (TFLG2)
RTIF
Bit 6
RTII
6
6
0
6
0
MC68HC711D3 Data Sheet, Rev. 2.1
PAOVF
PAOVI
Bit 5
5
5
0
5
0
Unaffected by reset
PAIF
Bit 4
PAII
4
4
0
4
0
Bit 3
3
3
0
0
3
0
0
Bit 2
2
2
0
0
2
0
0
Bit 1
PR1
1
1
0
1
0
0
Bit 0
Bit 0
Bit 0
PR0
Bit 0
0
0
0
Pulse Accumulator
103