mc68hc711d3 Freescale Semiconductor, Inc, mc68hc711d3 Datasheet - Page 70

no-image

mc68hc711d3

Manufacturer Part Number
mc68hc711d3
Description
M Hc11 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc711d3CFN2
Manufacturer:
DIODES
Quantity:
12 000
Part Number:
mc68hc711d3CFN2
Manufacturer:
MOT
Quantity:
5 510
Part Number:
mc68hc711d3CFN2
Manufacturer:
FREESCALE
Quantity:
3 431
Part Number:
mc68hc711d3CFN2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc711d3CFN3
Manufacturer:
FREESCALE
Quantity:
8 831
Part Number:
mc68hc711d3CFN3
Manufacturer:
FREESCALE
Quantity:
3 432
Part Number:
mc68hc711d3CFNE2
Manufacturer:
ALLEGEO
Quantity:
4 492
Part Number:
mc68hc711d3CFNE2
Manufacturer:
FREESCALE
Quantity:
1 489
Part Number:
mc68hc711d3CFNE2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc711d3CFNE3
Manufacturer:
SGS
Quantity:
6 218
6.7.2 SCI Control Register 1
The SCI control register 1 (SCCR1) provides the control bits that determine word length and select the
method used for the wakeup feature.
R8 — Receive Data Bit 8
T8 — Transmit Data Bit 8
M — Mode Bit
WAKE — Wakeup by Address Mark/Idle Bit
6.7.3 SCI Control Register 2
The SCI control register 2 (SCCR2) provides the control bits that enable or disable individual SCI
functions.
TIE — Transmit Interrupt Enable Bit
TCIE — Transmit Complete Interrupt Enable Bit
RIE — Receiver Interrupt Enable Bit
70
Serial Communications Interface (SCI)
If M bit is set, R8 stores the ninth bit in the receive data character.
If M bit is set, T8 stores ninth bit in transmit data character.
The mode bit selects character format
0 = Start bit, 8 data bits, 1 stop bit
1 = Start bit, 9 data bits, 1 stop bit
0 = Wakeup by IDLE line recognition
1 = Wakeup by address mark (most significant data bit set)
1 = TDRE interrupts disabled
1 = SCI interrupt requested when TDRE status flag is set
0 = TC interrupts disabled
1 = SCI interrupt requested when TC status flag is set
0 = RDRF and OR interrupts disabled
1 = SCI interrupt requested when RDRF flag or the OR status flag is set
Address:
Address:
Reset:
Reset:
Read:
Read:
Write:
Write:
U = Unaffected
$002C
$002D
Bit 7
Bit 7
TIE
R8
U
0
Figure 6-4. SCI Control Register 1 (SCCR1)
Figure 6-5. SCI Control Register 2 (SCCR2)
TCIE
T8
U
6
6
0
MC68HC711D3 Data Sheet, Rev. 2.1
RIE
5
0
0
5
0
ILIE
M
4
0
4
0
WAKE
TE
3
0
3
0
RE
2
0
0
2
0
RWU
1
0
0
1
0
Freescale Semiconductor
Bit 0
Bit 0
SBK
0
0
0

Related parts for mc68hc711d3