mc68hc711d3 Freescale Semiconductor, Inc, mc68hc711d3 Datasheet - Page 83

no-image

mc68hc711d3

Manufacturer Part Number
mc68hc711d3
Description
M Hc11 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc711d3CFN2
Manufacturer:
DIODES
Quantity:
12 000
Part Number:
mc68hc711d3CFN2
Manufacturer:
MOT
Quantity:
5 510
Part Number:
mc68hc711d3CFN2
Manufacturer:
FREESCALE
Quantity:
3 431
Part Number:
mc68hc711d3CFN2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc711d3CFN3
Manufacturer:
FREESCALE
Quantity:
8 831
Part Number:
mc68hc711d3CFN3
Manufacturer:
FREESCALE
Quantity:
3 432
Part Number:
mc68hc711d3CFNE2
Manufacturer:
ALLEGEO
Quantity:
4 492
Part Number:
mc68hc711d3CFNE2
Manufacturer:
FREESCALE
Quantity:
1 489
Part Number:
mc68hc711d3CFNE2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc711d3CFNE3
Manufacturer:
SGS
Quantity:
6 218
Bits 3–0 — Not implemented
7.7.3 SPI Data I/O Register
The SPI data I/O register (SPDR) is used when transmitting or receiving data on the serial bus. Only a
write to this register initiates transmission or reception of a byte, and this only occurs in the master device.
At the completion of transferring a byte of data, the SPIF status bit is set in both the master and slave
devices.
A read of the SPDR is actually a read of a buffer. To prevent an overrun and the loss of the byte that
caused the overrun, the first SPIF must be cleared by the time a second transfer of data from the shift
register to the read buffer is initiated.
Freescale Semiconductor
Always reads 0
Address:
Reset:
Read:
Write:
$002A
Bit 7
Bit 7
SPI is double buffered in and single buffered out.
Figure 7-5. SPI Data I/O Register (SPDR)
Bit 6
6
MC68HC711D3 Data Sheet, Rev. 2.1
Bit 5
5
NOTE
Unaffected by reset
Bit 4
4
Bit 3
3
Bit 2
2
Bit 1
1
Bit 0
Bit 0
SPI Registers
83

Related parts for mc68hc711d3