mc68hc711d3 Freescale Semiconductor, Inc, mc68hc711d3 Datasheet - Page 89

• Manufacturer Part Number: mc68hc711d3
• Description: M Hc11 Microcontrollers Microcontroller
• Manufacturer: Freescale Semiconductor, Inc

8.3.1 Timer Control 2 Register
Use the control bits of timer control 2 register (TCTL2) to program input capture functions to detect a
particular edge polarity on the corresponding timer input pin. Each of the input capture functions can be
independently configured to detect rising edges only, falling edges only, any edge (rising or falling), or to
disable the input capture function. The input capture functions operate independently of each other and
can capture the same TCNT value if the input edges are detected within the same timer count cycle.
EDGxB and EDGxA — Input Capture Edge Control
8.3.2 Timer Input Capture Registers
When an edge has been detected and synchronized, the 16-bit free-running counter value is transferred
into the input capture register pair as a single 16-bit parallel transfer. Timer counter value captures and
timer counter incrementing occur on opposite half-cycles of the phase two clock so that the count value
is stable whenever a capture occurs. The timer input capture (TICx) registers are not affected by reset.
Input capture values can be read from a pair of 8-bit read-only registers. A read of the high-order byte of
an input capture register pair inhibits a new capture transfer for one bus cycle. If a double-byte read
instruction, such as LDD, is used to read the captured value, coherency is assured. When a new input
capture occurs immediately after a high-order byte read, transfer is delayed for an additional cycle but the
value is not lost.
Freescale Semiconductor
There are four pairs of these bits. Each pair is cleared to 0 by reset and must be encoded to configure
the corresponding input capture edge detector circuit. IC4 functions only if the I4/O5 bit in PACTL is
set. Refer to
Address:
Address: $0010 — TIC1 (High)
Reset:
Reset:
Read:
Read:
Write:
Write:
Table 8-2
EDG4B
$0021
Bit 15
Bit 15
Bit 7
0
EDGxB
for timer control configuration.
Figure 8-4. Timer Input Capture Registers (TICx)
0
0
1
1
Figure 8-3. Timer Control 2 Register (TCTL2)
= Unimplemented
EDG4A
Table 8-2. Timer Control Configuration
Bit 14
14
6
0
EDGxA
MC68HC711D3 Data Sheet, Rev. 2.1
0
1
0
1
EDG1B
Bit 13
13
5
0
Capture disabled
Capture on rising edges only
Capture on falling edges only
Capture on any edge
EDG1A
Unaffected by reset
Bit 12
12
4
0
Configuration
EDG2B
Bit 11
11
3
0
EDG2A
Bit 10
10
2
0
EDG3B
Bit 9
1
0
9
EDG3A
Bit 0
Bit 8
Bit 8
0
Input Capture
89