at89c5131 ATMEL Corporation, at89c5131 Datasheet - Page 106

no-image

at89c5131

Manufacturer Part Number
at89c5131
Description
8-bit Flash Microcontroller With Full Speed Usb Device At89c5131
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
at89c5131-S3SIL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at89c5131A-PUTUM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at89c5131A-RDTIL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at89c5131A-RDTUL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at89c5131A-RDTUM
Manufacturer:
ATMEL
Quantity:
5 000
Part Number:
at89c5131A-RDTUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at89c5131A-S3SIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at89c5131A-S3SUM
Manufacturer:
ATMEL
Quantity:
46
Part Number:
at89c5131A-UL
Manufacturer:
TI
Quantity:
12 500
Part Number:
at89c5131A-UL
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at89c5131A-UM
Manufacturer:
TOSHIBA
Quantity:
1 200
Part Number:
at89c5131A-UM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at89c5131A-UM
Quantity:
300
Table 80. Status in Master Transmitter Mode
4136C–USB–04/05
SSSTA
Status
Code
08h
10h
18h
20h
28h
30h
38h
Status of the Two-
wire Bus and Two-
wire Hardware
A START condition has
been transmitted
A repeated START
condition has been
transmitted
SLA+W has been
transmitted; ACK has
been received
SLA+W has been
transmitted; NOT ACK
has been received
Data byte has been
transmitted; ACK has
been received
Data byte has been
transmitted; NOT ACK
has been received
Arbitration lost in
SLA+W or data bytes
To/From SSDAT
Write SLA+W
Write SLA+W
Write SLA+R
Write data byte
No SSDAT action
No SSDAT action
No SSDAT action
Write data byte
No SSDAT action
No SSDAT action
No SSDAT action
Write data byte
No SSDAT action
No SSDAT action
No SSDAT action
Write data byte
No SSDAT action
No SSDAT action
No SSDAT action
No SSDAT action
No SSDAT action
Application software response
SSSTA
X
X
X
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
SSSTO
To SSCON
0
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
SSI
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
SSAA
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Next Action Taken by Two-wire Hardware
SLA+W will be transmitted.
SLA+W will be transmitted.
SLA+R will be transmitted.
Logic will switch to master receiver mode
Data byte will be transmitted.
Repeated START will be transmitted.
STOP condition will be transmitted and SSSTO flag
will be reset.
STOP condition followed by a START condition will
be transmitted and SSSTO flag will be reset.
Data byte will be transmitted.
Repeated START will be transmitted.
STOP condition will be transmitted and SSSTO flag
will be reset.
STOP condition followed by a START condition will
be transmitted and SSSTO flag will be reset.
Data byte will be transmitted.
Repeated START will be transmitted.
STOP condition will be transmitted and SSSTO flag
will be reset.
STOP condition followed by a START condition will
be transmitted and SSSTO flag will be reset.
Data byte will be transmitted.
Repeated START will be transmitted.
STOP condition will be transmitted and SSSTO flag
will be reset.
STOP condition followed by a START condition will
be transmitted and SSSTO flag will be reset.
Two-wire bus will be released and not addressed
slave mode will be entered.
A START condition will be transmitted when the bus
becomes free.
AT89C5131
105

Related parts for at89c5131