at89c5131 ATMEL Corporation, at89c5131 Datasheet - Page 151

no-image

at89c5131

Manufacturer Part Number
at89c5131
Description
8-bit Flash Microcontroller With Full Speed Usb Device At89c5131
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
at89c5131-S3SIL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at89c5131A-PUTUM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at89c5131A-RDTIL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at89c5131A-RDTUL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at89c5131A-RDTUM
Manufacturer:
ATMEL
Quantity:
5 000
Part Number:
at89c5131A-RDTUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at89c5131A-S3SIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at89c5131A-S3SUM
Manufacturer:
ATMEL
Quantity:
46
Part Number:
at89c5131A-UL
Manufacturer:
TI
Quantity:
12 500
Part Number:
at89c5131A-UL
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at89c5131A-UM
Manufacturer:
TOSHIBA
Quantity:
1 200
Part Number:
at89c5131A-UM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at89c5131A-UM
Quantity:
300
Hardware Watchdog
Timer
Using the WDT
4136C–USB–04/05
The WDT is intended as a recovery method in situations where the CPU may be sub-
jected to software upset. The WDT consists of a 14-bit counter and the WatchDog Timer
ReSeT (WDTRST) SFR. The WDT is by default disabled from exiting reset. To enable
the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location
0A6H. When WDT is enabled, it will increment every machine cycle while the oscillator
is running and there is no way to disable the WDT except through reset (either hardware
reset or WDT overflow reset). When WDT overflows, it will drive an output RESET LOW
pulse at the RST-pin.
To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR
location 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH
and 0E1H to WDTRST to avoid WDT overflow. The 14-bit counter overflows when it
reaches 16383 (3FFFH) and this will reset the device. When WDT is enabled, it will
increment every machine cycle while the oscillator is running. This means the user must
reset the WDT at least every 16383 machine cycle. To reset the WDT the user must
write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter
cannot be read or written. When WDT overflows, it will generate an output RESET pulse
at the RST-pin. The RESET pulse duration is 96 x T
1/F
of code that will periodically be executed within the time required to prevent a WDT
reset.
To have a more powerful WDT, a 2
capability, ranking from 16 ms to 2s at F
WDTPRG register description, Table 108.
Table 107. WDTRST Register
WDTRST - Watchdog Reset Register (0A6h)
Reset Value = XXXX XXXXb
Write only, this SFR is used to reset/enable the WDT by writing 01EH then 0E1H in
sequence.
CLK PERIPH
7
-
. To make the best use of the WDT, it should be serviced in those sections
6
-
5
-
7
4
-
counter has been added to extend the Time-out
OSCA
= 12 MHz. To manage this feature, refer to
3
-
CLK PERIPH
2
-
, where T
AT89C5131
1
-
CLK PERIPH
0
-
149
=

Related parts for at89c5131