cyv15g0204rb Cypress Semiconductor Corporation., cyv15g0204rb Datasheet

Page 1

... BIST) with other HOTLink devices. Each channel of the CYV15G0204RB Dual HOTLink II device accepts a serial bit-stream from one of two selectable PECL- compatible differential line receivers, and using a completely integrated Clock and Data Recovery PLL, recovers the timing information necessary for data reconstruction ...

Page 2

... CYV15G0204RB Deserializing Reclocker Logic Block Diagram Reclocker Document #: 38-02103 Rev. *B x10 x10 Deserializer Deserializer RX Reclocker CYV15G0204RB RX Page [+] Feedback ...

Page 3

... RXBISTA[1:0] RXRATEA Recovered Serial Data Reclocker ROE[2..1]A Output PLL Clock Multiplier RXBISTB[1:0] RXRATEB Recovered Serial Data Reclocker ROE[2..1]B Output PLL Clock Multiplier B CYV15G0204RB = Internal Signal RESET TRST JTAG TMS Boundary TCLK Scan TDI Controller TDO LFIA 10 RXDA[9:0] BISTSTA ÷2 RXCLKA+ RXCLKA– ...

Page 4

... Device Configuration and Control Block Diagram WREN Device Configuration and Control Interface ADDR[2:0] DATA[6:0] Document #: 38-02103 Rev. *B CYV15G0204RB RXBIST[A..B] RXRATE[A..B] SDASEL[A..B][1:0] RXPLLPD[A..B] ROE[2..1][A..B] = Internal Signal Page [+] Feedback ...

Page 5

... TRG RE GND GND GND DB[1] STB CLKB+ CLKOA RX ADDR ADDR RX RE GND GND DB[0] [2] [1] CLKA+ PDOA GND NC GND GND DB[2] CLKOB CLKA– CYV15G0204RB ROUT A2– A2– IN ROUT A2+ A2+ SPD LDTD ...

Page 6

... BIST GND GND GND GND CLKOA CLKB+ STB RE RX ADDR ADDR GND GND GND PDOA CLKA+ [1] [ GND GND GND NC GND CLKA– CLKOB CYV15G0204RB ROUT B1– B1– ROUT ...

Page 7

... Pin Definitions CYV15G0204RB Dual HOTLink II Deserializing Reclocker Name I/O Characteristics Signal Description Receive Path Data and Status Signals RXDA[9:0] LVTTL Output, RXDB[9:0] synchronous to the RXCLK± output BISTSTA LVTTL Output, BISTSTB synchronous to the RXCLKx ± output REPDOA Asynchronous to REPDOB reclocker output channel ...

Page 8

... Pin Definitions (continued) CYV15G0204RB Dual HOTLink II Deserializing Reclocker Name I/O Characteristics Signal Description LDTDEN LVTTL Input, internal pull-up ULCA LVTTL Input, ULCB internal pull-up [2] SPDSELA 3-Level Select SPDSELB static control input INSELA LVTTL Input, INSELB asynchronous LFIA LVTTL Output, LFIB asynchronous Device Configuration and Control Bus Signals ...

Page 9

... Pin Definitions (continued) CYV15G0204RB Dual HOTLink II Deserializing Reclocker Name I/O Characteristics Signal Description DATA[6:0] LVTTL input asynchronous, internal pull-up Internal Device Configuration Latches [4] RXRATE[A..B] Internal Latch [4] SDASEL[2..1][A..B] Internal Latch [1:0] [4] RXPLLPD[A..B] Internal Latch [4] RXBIST[A..B][1:0] Internal Latch [4] ROE2[A..B] Internal Latch [4] ROE1[A..B] Internal Latch Factory Test Modes ...

Page 10

... CYV15G0204RB HOTLink II Operation The CYV15G0204RB is a highly configurable, independent clocking, dual-channel reclocking deserializer designed to support reliable transfer of large quantities of digital video data, using high-speed serial links from multiple sources to multiple destinations. This device supports two 10-bit channels. CYV15G0204RB Receive Data Path Serial Line Receivers Two differential Line Receivers, INx1± ...

Page 11

... Receive Channel Enabled The CYV15G0204RB contains two receive channels that can be independently enabled and disabled. Each channel can be enabled or disabled separately through the RXPLLPDx input latch as controlled by the device configuration interface. When the RXPLLPDx latch = 0, the associated PLL and analog circuitry of the channel is disabled. Any disabled channel indicates a constant link fault condition on the LFIx output ...

Page 12

... Device Reset State When the CYV15G0204RB is reset by assertion of RESET, all state machines, counters, and configuration latches in the device are initialized to a reset state. See Table 3 for the initialize values of the configuration latches. ...

Page 13

... Pulse RESET Low after device power-up. This operation resets both channels. Document #: 38-02103 Rev. *B CYV15G0204RB 2. Set the static latch banks for the target channel. [Optional step if the default settings match the desired configuration.] 3. Set the dynamic bank of latches for the target channel. ...

Page 14

... RXBISTB[1] RXPLLPDB (111b) JTAG Support The CYV15G0204RB contains a JTAG port to allow system level diagnosis of device interconnect. Of the available JTAG modes, boundary scan, and bypass are supported. This capability is present only on the LVTTL inputs and outputs and the TRGCLKx± clock input. The high-speed serial inputs and outputs are not part of the JTAG test chain ...

Page 15

... BIST_START (101) Start of BIST Detected Compare Next Character Match End-of-BIST State Yes, {BISTSTx, RXDx[0], RXDx[1]} = BIST_LAST_GOOD (010) BIST_ERROR (110) Figure 2. Receive BIST State Machine CYV15G0204RB Receive BIST Detected LOW RX PLL Out of Lock {BISTSTx, RXDx[0], RXDx[1]} = BIST_DATA_COMPARE (000, 001) No Page [+] Feedback ...

Page 16

... Document #: 38-02103 Rev. *B Static Discharge Voltage.......................................... > 2000 V (per MIL-STD-883, Method 3015) Latch-up Current..................................................... > 200 mA Power-up Requirements The CYV15G0204RB requires one power-supply. The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Operating Range + 0.5V CC ...

Page 17

... GND ≤ (c) LVTTL Input Test Waveform CYV15G0204RB AC Electrical Characteristics Parameter CYV15G0204RB Receiver LVTTL Switching Characteristics Over the Operating Range f RXCLKx± Clock Output Frequency RS t RXCLKx± Period = 1/f RXCLKP t RXCLKx± Duty Cycle Centered at 50% (Full Rate and Half Rate) ...

Page 18

... TRGCLKx Fall Time (20%–80%) TRGF [21] t TRGCLKx Frequency Referenced to Received Clock Frequency TRGRX CYV15G0204RB Bus Configuration Write Timing Characteristics Over the Operating Range t Bus Configuration Data Hold DATAH t Bus Configuration Data Setup DATAS t Bus Configuration WREN Pulse Width ...

Page 19

... Parameter Description C TTL Input Capacitance INTTL C PECL input Capacitance INPECL Switching Waveforms for the CYV15G0204RB HOTLink II Receiver Receive Interface Read Timing RXRATEx = 0 RXCLKx+ RXCLKx– RXDx[9:0] Notes: 22. Receiver input stream is BIST data from the transmit channel. This data is reclocked and output to a wide-bandwidth digital sampling oscilloscope. The measurement was recorded after 10,000 histogram hits, time referenced to REFCLKx± ...

Page 20

... Switching Waveforms for the CYV15G0204RB HOTLink II Receiver Receive Interface Read Timing RXRATEx = 1 RXCLKx+ RXCLKx– RXDx[9:0] CYV15G0204RB HOTLink II Bus Configuration Switching Waveforms Bus Configuration Write Timing ADDR[2:0] DATA[6:0] WREN Document #: 38-02103 Rev RXCLKP t RXDV– t RXDV+ t WRENP t DATAS CYV15G0204RB t DATAH ...

Page 21

... VCC POWER E04 VCC POWER E17 VCC POWER E18 VCC POWER E19 VCC POWER E20 VCC POWER F01 NC NO CONNECT CYV15G0204RB Ball ID Signal Name Signal Type F17 VCC POWER F18 NC NO CONNECT F19 NC NO CONNECT F20 NC NO CONNECT G01 GND GROUND ...

Page 22

... RXDA[9] LVTTL OUT V18 RXDA[5] LVTTL OUT V19 RXDA[2] LVTTL OUT V20 RXDA[1] LVTTL OUT W01 VCC POWER W02 VCC POWER CYV15G0204RB Ball ID Signal Name Signal Type L20 GND GROUND M01 NC NO CONNECT M02 NC NO CONNECT W03 LFIB LVTTL OUT W04 RXCLKB– ...

Page 23

... Cypress against all charges. Package Name Package Type BL256 256-Ball Thermally Enhanced Ball Grid Array BL256 Pb-Free 256-Ball Thermally Enhanced Ball Grid Array CYV15G0204RB Operating Range Commercial Commercial 51-85123-*E Page [+] Feedback ...

Page 24

... Document History Page Document Title: CYV15G0204RB Independent Clock Dual HOTLink II™ Deserializing Reclocker Document Number: 38-02103 ISSUE REV. ECN NO. DATE ** 246850 See ECN *A 338721 See ECN *B 384307 See ECN Document #: 38-02103 Rev. *B ORIG. OF CHANGE DESCRIPTION OF CHANGE FRE New Data Sheet SUA ...