mt29f4g08aaa Micron Semiconductor Products, mt29f4g08aaa Datasheet

no-image

mt29f4g08aaa

Manufacturer Part Number
mt29f4g08aaa
Description
4gb, 8gb, And 16gb X8 Nand Flash Memory
Manufacturer
Micron Semiconductor Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mt29f4g08aaa-WP-A
Manufacturer:
MIC
Quantity:
11 200
Part Number:
mt29f4g08aaaWP:A
Manufacturer:
AMP
Quantity:
1 670
NAND Flash Memory
MT29F4G08AAA, MT29F8G08BAA, MT29F8G08DAA, MT29F16G08FAA
Features
• Single-level cell (SLC) technology
• Organization
• READ performance
• WRITE performance
• Data retention: 10 years
• Endurance: 100,000 PROGRAM/ERASE cycles
• First block (block address 00h) guaranteed to be
• Industry-standard basic NAND Flash command set
• Advanced command set:
• Operation status byte provides a software method of
• Ready/busy# (R/B#) signal provides a hardware
• WP# signal: write protect entire device
• RESET required after power-up
• INTERNAL DATA MOVE operations supported
PDF: 09005aef81b80e13/Source: 09005aef81b80eac
4gb_nand_m40a__1.fm - Rev. B 2/07 EN
– Page size x8: 2,112 bytes (2,048 + 64 bytes)
– Block size: 64 pages (128K + 4K bytes)
– Plane size: 2,048 blocks
– Device size: 4Gb: 4,096 blocks; 8Gb: 8,192 blocks;
– Random READ: 25µs (MAX)
– Sequential READ: 25ns (MIN)
– PROGRAM PAGE: 220µs (TYP)
– BLOCK ERASE: 1.5ms (TYP)
valid up to 1,000 PROGRAM/ERASE cycles
– PROGRAM PAGE CACHE MODE
– PAGE READ CACHE MODE
– One-time programmable (OTP) commands
– Two-plane commands
– Interleaved die operations
– READ UNIQUE ID (contact factory)
– READ ID2 (contact factory)
detecting:
– Operation completion
– Pass/fail condition
– Write-protect status
method of detecting operation completion
within the plane from which data is read
16Gb: 16,384 blocks
Products and specifications discussed herein are subject to change by Micron without notice.
1
1
4Gb, 8Gb, and 16Gb x8 NAND Flash Memory
Figure 1:
Notes: 1. For further details, see “Error Management”
Options
• Density
• Device width: x8
• Configuration
• V
• Package
• Operating temperature
– 4Gb (single die)
– 8Gb (dual-die stack 1 CE#)
– 8Gb (dual-die stack 2 CE#)
– 16Gb (quad-die stack)
– 48 TSOP type I (lead-free plating)
– 48 TSOP type I OCPL
– Commercial (0°C to +70°C)
– Extended (–40°C to +85°C)
CC
Micron Technology, Inc., reserves the right to change products or specifications without notice.
: 2.7–3.6V
2. For part numbering and markings, see
3. OCPL = off-center parting line.
4. For ET devices, contact factory.
# of die
on page 58.
Figure 2 on page 2.
2
1
2
2
4
48-Pin TSOP Type 1
# of CE#
1
1
2
2
3
(lead-free plating)
©2006 Micron Technology, Inc. All rights reserved.
4
# of R/B#
1
1
2
2
Common
Common
Common
Common
Features
I/O

Related parts for mt29f4g08aaa

mt29f4g08aaa Summary of contents

Page 1

... NAND Flash Memory MT29F4G08AAA, MT29F8G08BAA, MT29F8G08DAA, MT29F16G08FAA Features • Single-level cell (SLC) technology • Organization – Page size x8: 2,112 bytes (2,048 + 64 bytes) – Block size: 64 pages (128K + 4K bytes) – Plane size: 2,048 blocks – Device size: 4Gb: 4,096 blocks; 8Gb: 8,192 blocks; ...

Page 2

... Micron Parametric Part Search Web site at www.micron.com/products/parametric. If the device required is not on this list, contact the factory. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__1.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory ® NAND Flash devices are available in several different configurations and A A ...

Page 3

... Interleaved TWO-PLANE BLOCK ERASE Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .54 RESET Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .56 RESET FFh .56 PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40aTOC.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Micron Technology, Inc., reserves the right to change products or specifications without notice. 3 ©2006 Micron Technology, Inc. All rights reserved. Table of Contents ...

Page 4

... Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59 V Power Cycling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60 CC Timing Diagrams .65 Package Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .79 PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40aTOC.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Micron Technology, Inc., reserves the right to change products or specifications without notice. 4 ©2006 Micron Technology, Inc. All rights reserved. Table of Contents ...

Page 5

... Figure 3: 48-Pin TSOP Type 1 Pin Assignment (Top View Figure 4: NAND Flash Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 Figure 5: Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 Figure 6: Array Organization for MT29F4G08AAA and MT29F8G08DAA (x8 .13 Figure 7: Array Organization for MT29F8G08BAA and MT29F16G08FAA (x8 .14 Figure 8: READY/BUSY# Open Drain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 Figure 9: tFall and tRise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 Figure 10: Iol vs ...

Page 6

... Figure 77: 48-Pin TSOP OCPL Type 1 (WC Package Code .80 PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40aLOF.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Micron Technology, Inc., reserves the right to change products or specifications without notice. 6 ©2006 Micron Technology, Inc. All rights reserved. List of Figures ...

Page 7

... List of Tables Table 1: Signal Descriptions .10 Table 2: Operational Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 Table 3: Array Addressing: MT29F4G08AAA and MT29F8G08DAA .13 Table 4: Array Addressing: MT28F8G08BAA and MT29F16G08FAA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14 Table 5: Mode Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 Table 6: Command Set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19 Table 7: Two-Plane Command Set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20 Table 8: Device ID and Configuration Codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25 Table 9: Status Register Bit Definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26 Table 10: Status Register Contents After RESET Operation ...

Page 8

... General Description NAND Flash technology provides a cost-effective solution for applications requiring high-density, solid-state storage. The MT29F4G08AAA is a 4Gb NAND Flash memory device. The MT29F8G08BAA is a two-die stack that operates as a single 8Gb device. The MT29F8G08DAA is a two-die stack that operates as two independent 4Gb devices. The MT29F16G08FAA is a four-die stack that operates as two independent 8Gb devices, providing a total storage capacity of 16Gb in a single, space-saving package ...

Page 9

... CLE ALE WE# WP Notes: 1. CE2# and R/B2# are available on 8Gb 2-CE# devices and 16Gb devices only. These pins are NC for other configurations. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory ...

Page 10

... When these operations have completed, R/B# returns to the High-Z state. In the 8Gb configuration, R/B# is for the 4Gb of memory enabled by CE#; R/B2# is for the 4Gb of memory enabled by CE2#. In the 16Gb configuration, R/B# is for the 8Gb of memory enabled by CE# ...

Page 11

... These devices use NAND Flash electrical and command interfaces. Data, commands, and addresses are multiplexed onto the same pins and received by I/O control circuits. This provides a memory device with a low pin count. The commands received at the I/O control circuits are latched by a command register and are transferred to control logic circuits for generating internal signals to control device operations ...

Page 12

... Bytes 2,112 through 4,095 of each page are “out of bounds,” do not exist in the device, and cannot be addressed. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory 1 2 • • • • • • • • • • • • ...

Page 13

... Array Organization Figure 6: Array Organization for MT29F4G08AAA and MT29F8G08DAA (x8) 2,112 bytes Cache Register 2,048 Data Register 2,048 2,048 blocks per plane 1 block 4,096 blocks per device Plane of even-numbered blocks ( ..., 4,092, 4,094) Notes: 1. For the 8Gb MT29F8G08DAA, the 4Gb array organization shown applies to each chip enable (CE# and CE2#) ...

Page 14

... CAx = column address; PAx = page address; BAx = block address CA11 is 1, then CA[10:6] must be “0.” 3. Die address boundary 0–4Gb 4Gb–8Gb. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Die 0 2,112 bytes 2,112 bytes 2,048 ...

Page 15

... NAND Flash memory will accept command, address, and data information. When the device is not performing an operation, the CE# pin is typically driven HIGH and the device enters standby mode. The memory will enter standby if CE# goes HIGH while data is being transferred and the device is not busy. This helps reduce power consumption. See Figure 61 on page 69 and Figure 69 on page 75 for examples of CE# “ ...

Page 16

... Data is input on I/O[7:0]. See Figure 55 on page 66 for additional data input details. READs After a READ command is issued, data is transferred from the memory array to the data register on the rising edge of WE#. R/B# goes LOW for transfer is complete. When data is available in the data register clocked out of the part by RE# going LOW ...

Page 17

... Rise is primarily dependent on external pull-up resistor and external capacitive loading. t Fall ≈ 10ns at 3.3V See TC values in Figure 11 on page 18 for approximate Rp value and TC. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory ( ) V V MAX – ...

Page 18

... Notes: 1. WP# should be biased to CMOS HIGH or LOW for standby. 2. Mode selection settings for this table Logic level HIGH Logic level LOW PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory I at 3.60V (MAX 2,000 4,000 ...

Page 19

... These commands are valid during busy when performing an interleaved die operation. See “Interleaved Die Operations” on page 47 for additional details. 6. The RANDOM DATA INPUT command is limited to use within a single page. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Number of Data Command Address ...

Page 20

... TWO-PLANE PAGE READ (00h-00h- 30h) command. 4. These commands are valid during busy when performing interleaved die operations. See “Interleaved Die Operations” on page 47 for additional details. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Number of Command Address Command Cycle 1 ...

Page 21

... ALE R/B# RE# 00h I/Ox Address (5 cycles) PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory t R), monitor the R/B# signal or, alternatively, issue a READ STATUS (70h) 30h Micron Technology, Inc., reserves the right to change products or specifications without notice. 21 Command Definitions t RC rate (see ...

Page 22

... First, issue a normal PAGE READ (00h–30h) command sequence. See Figure 14 on page 23 for operation details. The R/B# signal goes LOW for transfer the first page of data from the memory to the data register. After R/B# returns to HIGH, the PAGE READ CACHE MODE START (31h) command is latched into the command register ...

Page 23

Figure 14: PAGE READ CACHE MODE Operation CLE CE# WE# ALE t R R/B# RE# I/Ox 00h Address (5 cycles) 30h t DCBSYR1 t DCBSYR2 31h Data output (serial access) 31h Data output (serial access) t DCBSYR2 3Fh Data output ...

Page 24

... I/Ox Address, 1 cycle Notes: 1. See Table 8 on page 25 for byte definitions. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory REA t WHR Byte 0 Byte 1 Micron Technology, Inc., reserves the right to change products or specifications without notice. 24 ...

Page 25

... MT29FxG08xAA Byte 4 Reserved Planes per CE Plane size 2Gb Reserved MT29F4G08AAA Byte value MT29F8G08BAA MT29F8G08DAA MT29F16G08FAA Notes binary hex. 2. The MT29F8G08DAA device ID code reflects the configuration of each 4Gb section. 3. The MT29F16G08FAA device ID code reflects the configuration of each 8Gb section. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2 ...

Page 26

... Status register bit 6 is “1” when the cache is ready to accept new data. R/B# follows bit 6. See Figure 19 on page 29 and Figure 73 on page 77. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Page Read Page Read Cache Mode – ...

Page 27

... PAGE WRITE (10h) command. See Figure 18 on page 28 for the proper command sequence. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory t CLR t REA 70h Status output Micron Technology, Inc ...

Page 28

... WE#. R/B# goes LOW during this transfer time. After the data has been copied into the data register and R/B# returns to HIGH, memory array programming begins. When R/B# returns to HIGH, new data can be written to the cache register by issuing another CACHE PROGRAM command sequence ...

Page 29

... The written column addresses are ignored even though all 5 ADDRESS cycles are required. The memory device is now ready to accept the PROGRAM for INTERNAL DATA MOVE command. Please refer to the description of this command in the following section. PROGRAM for INTERNAL DATA MOVE 85h-10h ...

Page 30

... BLOCK ERASE Operation BLOCK ERASE 60h-D0h Erasing occurs at the block level. For example, the MT29F4G08AAA device has 4,096 erase blocks, organized into 64 pages per block, 2,112 bytes per page (2,048 + 64 bytes). Each block is 132K bytes (128K + 4K bytes). The BLOCK ERASE command operates on one block at a time (see Figure 22 on page 31) ...

Page 31

... One-Time Programmable (OTP) Area This Micron NAND Flash device offers a protected, one-time programmable NAND Flash memory area. Ten full pages (2,112 bytes per page) of OTP data is available on the device, and the entire range is guaranteed to be good. The OTP area is accessible only through the OTP commands. Customers can use the OTP area in any way they desire ...

Page 32

... Table 9 on page 26 possible to program each OTP page a maximum of four times. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Command Definitions Micron Technology, Inc., reserves the right to change products or specifications without notice PROG) ...

Page 33

... Col I/Ox A0h add 1 add 2 OTP DATA INPUT command R/B# Notes: 1. The OTP page must be within the 02h–0Bh range. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory OTP 00h 00h page bytes ...

Page 34

... ADDRESS cycles are the column address, and for the remaining 3 cycles select a page in the range of 02h-00h-00h through 0Bh-00h-00h. Finally, issue the 30h command. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Col 01h 00h 00h ...

Page 35

... CE#, must be identical for each plane. • The page address bits, PA[5:0], must be identical for both addresses. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory t R) while the data is moved from the OTP page to the data register. The Col ...

Page 36

... RANDOM DATA READ (05h-E0h) command instead (see “RANDOM DATA READ 05h-E0h” on page 22). PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Command Definitions t R. During these transfers, R/B# goes LOW. When the trans- Micron Technology, Inc ...

Page 37

Figure 26: TWO-PLANE PAGE READ Operation CLE WE# ALE RE# Page address M Col Col Row 00h I/Ox add 1 add 2 add 1 Column address J Plane 0 address R/B# CLE WE# ALE RE# I/ ...

Page 38

Figure 27: TWO-PLANE PAGE READ Operation with RANDOM DATA READ R/B# RE# 00h Address (5 cycles) 00h Address (5 cycles) I/Ox Plane 0 address Plane 1 address R/B# RE# I/Ox 06h Address (5 cycles) E0h Plane 1 address 1 t ...

Page 39

... TWO-PLANE PROGRAM PAGE Operation R/B# I/Ox 80h Address (5 cycles) Data 1st plane address PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory DBSY, write the 80h (or 81h) command to the command register; write DBSY input 11h 80h Address (5 cycles) 2nd plane address ...

Page 40

... WE#. R/B# goes LOW during this transfer time. After the data has been copied into the data registers and R/B# returns HIGH, memory array programming to both planes begins. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN ...

Page 41

... For details on this command, see “RANDOM DATA INPUT 85h” on page 27. See Figure 29 on page 40 for an example. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Command Definitions t CBSY) is determined by the actual program- Micron Technology, Inc., reserves the right to change products or specifications without notice. ...

Page 42

... Finally, write 35h to the command register. After the 35h command, R/B# goes LOW for their respective cache registers. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory t DBSY 11h 80h Address/data input ...

Page 43

... The memory device is now ready to accept the TWO-PLANE PROGRAM for INTERNAL DATA MOVE (85h-11h-80h-10h) command. TWO-PLANE PROGRAM for INTERNAL DATA MOVE 85h-11h-80h-10h After the TWO-PLANE READ for INTERNAL DATA MOVE (00h-00h-35h) command has been issued and R/B# goes HIGH (or the status register bit 6 is “1”), the TWO-PLANE PROGRAM for INTERNAL DATA MOVE (85h-11h-80h-10h) command is used ...

Page 44

... Address (5 cycles) I/Ox 1st-plane source t DBSY R/B# 80h I/Ox Address (5 cycles) (or 81h) 2nd-plane destination 1 PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory t R Address (5 cycles) 35h 2nd-plane source t PROG 10h 70h Status t R 35h 85h Address (5 cycles) Address (5 cycles) ...

Page 45

... RE# I/Ox 60h Address input (3 cycles) 1st plane PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory t BERS are READ STATUS (70h), TWO-PLANE/MULTIPLE-DIE READ STATUS 60h Address input (3 cycles) D0h 2nd plane Micron Technology, Inc., reserves the right to change products or specifications without notice. ...

Page 46

... Figure 34: TWO-PLANE/MULTIPLE-DIE READ STATUS Cycle CE# CLE WE# ALE RE# I/Ox PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory 78h Address (3 cycles) Micron Technology, Inc., reserves the right to change products or specifications without notice. 46 Command Definitions WHR t REA Status output ...

Page 47

... Interleaved PROGRAM PAGE Operation with R/B# Monitoring I/Ox 80h Address Data 10h Die 1 R/B# (die 1 internal) R/B# (die 2 internal) R/B# (external) PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory 80h Address Data 10h Die 2 47 Command Definitions 80h Address Data 10h 80h Address Die 1 Die 2 Micron Technology, Inc ...

Page 48

... Interleaved PROGRAM PAGE CACHE MODE Operation with R/B# Monitoring I/Ox 80h Address Data 15h Die 1 R/B# (die 1 internal) R/B# (die 2 internal) R/B# (external) PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory 80h Address Data 10h 78h Die 2 80h Address Data 15h Die 2 48 Command Definitions Address ...

Page 49

... The interleaved TWO-PLANE PROGRAM PAGE operation must meet two-plane addressing requirements. See “Two-Plane Addressing” on page 35 for details. RANDOM DATA INPUT (85h) is permitted during interleaved TWO-PLANE PROGRAM PAGE operations. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory 80h Address Data 15h 78h ...

Page 50

... R/B# (die 2 internal) R/B# (external) 1 Notes: 1. Two-plane addressing requirements apply. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory 80h Address Data 10h 80h Die 1 80h Micron Technology, Inc., reserves the right to change products or specifications without notice. 50 ...

Page 51

Figure 40: Interleaved TWO-PLANE PROGRAM PAGE Operation with Status Register Monitoring 80h 11h I/Ox Address Data Die 1 R/B# (die 1 internal) R/B# (die 2 internal) R/B# (external) 80h I/Ox 78h Address Status Die 1 R/B# (die 1 internal) R/B# ...

Page 52

... Die 1 R/B# (die 1 internal) R/B# (die 2 internal) R/B# (external) I/Ox R/B# (die 1 internal) R/B# (die 2 internal) R/B# (external) 1 PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory 80h Address Data 15h 80h (or 81h) Die 1 80h Address Die 1 52 Command Definitions Address Data 11h 80h ...

Page 53

Figure 42: Interleaved TWO-PLANE PROGRAM PAGE CACHE MODE Operation with Status Register Monitoring 80h Address Data 11h I/Ox Die 1 R/B# (die 1 internal) R/B# (die 2 internal) R/B# (external) I/Ox 78h 80h Address Status Die 1 R/B# (die 1 ...

Page 54

... The interleaved TWO-PLANE BLOCK ERASE operation must meet two-plane addressing requirements. See “Two-Plane Addressing” on page 35 for details. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory D0h Address Die 2 60h ...

Page 55

Figure 45: Interleaved TWO-PLANE BLOCK ERASE Operation with R/B# Monitoring I/Ox 60h Address 60h Address D0h Die 1 Die 1 R/B# (die 1 internal) R/B# (die 2 internal) R/B# (external) Notes: 1. Two-plane addressing requirements apply. Figure 46: Interleaved TWO-PLANE ...

Page 56

... RESET Operation RESET FFh The RESET command is used to put the memory device into a known condition and to abort the command sequence in progress. READ, PROGRAM, and ERASE commands can be aborted while the device is in the busy state. The contents of the memory location being programmed or the block being erased are no longer valid ...

Page 57

... ERASE Disable WE# I/Ox WP# R/B# Figure 50: PROGRAM Enable WE# I/Ox WP# R/B# PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory t WW 60h D0h t WW 60h D0h t WW 80h 10h Micron Technology, Inc., reserves the right to change products or specifications without notice. 57 Command Definitions ...

Page 58

... Over time, some memory locations may fail to program or erase properly. In order to ensure that data is stored properly over the life of the NAND Flash device, the following precautions are required: • ...

Page 59

... CC Storage temperature Short circuit output current, I/Os Table 12: Recommended Operating Conditions Parameter/Condition Operating temperature V supply voltage CC Ground supply voltage PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory SS Symbol MT29FxG08xAA V IN MT29FxG08xAA STG Symbol T Commercial ...

Page 60

... Figure 52: AC Waveforms During Power Transitions CLE V CC WP# WE# I/Ox R/B# PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory is internally monitored. When device: ≈ 2.5V HIGH 10µs FFh 60 Electrical Characteristics goes below approximately 2.0V, CC during power cycling. When device: ≈ ...

Page 61

... CE WP 0.2V; CC WP OUT CC I/O[7:0], – –400µ 2.1mA 0.4V OL Symbol Device N MT29F4G08AAA VB MT29F8G08BAA MT29F8G08DAA MT29F16G08FAA 61 Electrical Characteristics Symbol Min Typ I 1 – – – – – – ...

Page 62

... WE# for data input. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Symbol Device C MT29F4G08AAA IN MT29F8G08BAA MT29F8G08DAA MT29F16G08FAA C MT29F4G08AAA IO MT29F8G08BAA MT29F8G08DAA MT29F16G08FAA = 25° MHz Cache Mode Symbol Min Max t ADL 70 – ...

Page 63

... The first time the RESET (FFh) command is issued while the device is idle, the device will go busy for a maximum of 1ms. Thereafter, the device goes busy for maximum 5µ not issue a new command during PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Cache Mode Symbol Min Max ...

Page 64

... LPROG = address load time (last page) - data load time (last page). 4. Typical PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory t t PROG (last page) + PROG (last - 1 page) - command load time (last page PROG time may increase for two-plane operations. ...

Page 65

... COMMAND LATCH Cycle CLE CE# WE# ALE I/Ox Figure 54: ADDRESS LATCH Cycle CLE CE# WE# ALE I/Ox PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory t CLS t CLH ALS t ALH COMMAND t CLS ...

Page 66

... Figure 56: SERIAL ACCESS Cycle After READ t CEA CE# t REA t RP RE# I/ R/B# Note: Use this timing diagram for PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Final = 2,111 (x8) ...

Page 67

... CEA I/ R/B# Note: Use this timing diagram for Figure 58: READ STATUS Operation CLE CE# WE# RE# I/Ox PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory REH t REA t REA t RLOH D D OUT OUT t RC < 30ns. t CLR t CLH t CLS ...

Page 68

... Figure 60: PAGE READ Operation CLE CE WE# ALE RE# Col I/Ox 00h add 1 R/B# PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory ALH t ALS Row add 1 Row add 2 Row add Col Row Row Row add 2 ...

Page 69

... RANDOM DATA READ Operation CLE CE# WE# ALE RE# Col Col Row I/Ox 00h add 1 add 2 add 1 Column address N R/B# PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory t R 30h t CEA CE# t REA t CHZ t COH RE# Out I/ Row Row ...

Page 70

Figure 63: PAGE READ CACHE MODE Operation, Part CLE t CLS t CLH CE WE# ALE RE Col Col Row Row I/Ox 00h add 1 add 2 ...

Page 71

Figure 64: PAGE READ CACHE MODE Operation, Part CLE t CLS t CLH CE# WE# t CEA ALE REA D D ...

Page 72

Figure 65: PAGE READ CACHE MODE Operation without R/B#, Part CLE t t CLS CLH CE WE# ALE RE Col Col Row Row Row I/Ox 00h add ...

Page 73

Figure 66: PAGE READ CACHE MODE Operation without R/B#, Part CLE t CLS t CLH CE# WE# t CEA ALE REA D D I/Ox OUT ...

Page 74

... CLE CE WE# ALE RE# Col Col I/Ox 80h add 1 add 2 SERIAL DATA INPUT command R/B# PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory WHR t REA Byte 0 Byte 1 t ADL Row Row Row add 1 add 2 add 3 ...

Page 75

... WC WE# ALE RE# Col Col Row Row I/Ox 80h add 1 add 2 add 1 add 2 SERIAL DATA INPUT command R/B# PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Data input CE WE# t ADL Row D D Col IN IN 85h add 3 N N+1 ...

Page 76

... Row Row I/Ox 80h add 1 add 2 add 1 add 2 add 3 SERIAL DATA INPUT R/B# Last page - 1 PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory Row Col Col Row 35h 85h add 3 add 1 add 2 add 1 Busy INTERNAL DATA MOVE ...

Page 77

Figure 73: PROGRAM PAGE CACHE MODE Operation Ending on 15h CLE CE ADL WE# ALE RE# Col Col Row Row Row D I/Ox IN 80h add 1 add 2 add 3 add 1 add 2 N SERIAL ...

Page 78

... AUTO BLOCK ERASE SETUP command Figure 75: RESET Operation CLE CE# WE# R/B# I/Ox FFh RESET command PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory BERS Row D0h add 3 ERASE command Busy RST 78 Timing Diagrams t WHR Status 70h ...

Page 79

... Note: All dimensions are in millimeters. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory 20.00 ±0.25 18.40 ±0.08 See detail A 1.20 MAX Micron Technology, Inc., reserves the right to change products or specifications without notice. 79 Package Dimensions 0.25 Mold compound: for reference only Epoxy novolac 0 ...

Page 80

... This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory 20.00 ±0.25 18.40 ±0.08 See detail A 1.20 MAX ® ...

Page 81

... Table 19 on page 64: Changed Rev 8/06 • Initial release. PDF: 09005aef81b80e13/Source: 09005aef81b80eac 4gb_nand_m40a__2.fm - Rev. B 2/07 EN 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory t t CBSY (MAX) and PROG (MAX) to 600µs. Micron Technology, Inc., reserves the right to change products or specifications without notice. ...

Related keywords