is43dr16320b3dbi Integrated Silicon Solution, Inc., is43dr16320b3dbi Datasheet
is43dr16320b3dbi
Related parts for is43dr16320b3dbi
is43dr16320b3dbi Summary of contents
Page 1
... Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that: a.) the risk of injury or damage has been minimized ...
Page 2
... DLL ground ODT On Die Termination Enable NC No connect Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 Notes: 1. Pins B3 and A2 have identical capacitance as pins B7 and A8. 2. For a read, when enabled, strobe pair RDQS & RDQS# ...
Page 3
... DLL ground ODT On Die Termination Enable NC No connect Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 Note: VDDL and VSSDL are power and ground for the DLL. It is recommended that they are isolated on the device from VDD, VDDQ, VSS, and VSSQ. ...
Page 4
... Note: 1. To guarantee ODT off, VREF must be valid and a LOW level must be applied to the ODT pin. Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 1 at a LOW state (all other inputs may be ...
Page 5
... Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 ...
Page 6
... A3 ‐ A5 determines the additive latency, A2 and A6 are used for ODT value selection, A7 ‐ A9 are used for OCD control, A10 is used for DQS# disable and A11 is used for RDQS enable. Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 A12 Active ...
Page 7
... Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 ...
Page 8
... No function is defined in extended mode register 3. The default value of the extended mode register 3 is not defined. Therefore, the extended mode register 3 must be programmed during initialization for proper operation. Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 ...
Page 9
... VREF must be maintained during Self Refresh operation. 9. An refers to the MSBs of addresseses. An=A13 for x8, and An=A12 for x16. Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 BA0 A13 A12 A11 ...
Page 10
... Name (Functional) Write Enable Write Inhibit Note: 1. Used to mask write data, provided coincident with the corresponding data. Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 CKE Command (N) (1) RAS#, CAS#, WE#, CS# Current Cycle ...
Page 11
... REFRESH is used during normal operation of the DDR2 SDRAM and is analogous to CAS#‐before‐RAS# (CBR) REFRESH. All banks must be in the idle mode prior to issuing a REFRESH command. This command is nonpersistent, so it must be issued each time a refresh is Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 ...
Page 12
... ODT turn off time min, tAOF(Min), is when the device starts to turn off the ODT resistance. ODT turn off time max, tAOF(Max) is when the bus is in high impedance. Both are measured from tAOFD. Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 ...
Page 13
... ODT Timing for Precharge Power‐Down Mode Note: Both ODT to Power Down Endtry and Exit Latencies tANPD and tAXPD are not met, therefore Power‐Down Mode timings have to be applied. Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 ...
Page 14
... Thermal Resistance Theta‐ja Package Substrate (Airflow = 0m/s) 60‐ball 4‐layer 84‐ball 4‐layer Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 Parameter Min. 1.7 1.7 1.7 0.49*VDDQ 0.50*VDDQ ...
Page 15
... VID(AC) specifies the input differential voltage |VTR ‐VCP | required for switching, where VTR is the true input signal (such as CK, DQS, LDQS or UDQS) and VCP is the complementary input signal (such as CK#, DQS#, LDQS# or UDQS#). The minimum value is equal to V IH(AC) ‐ V IL(AC). Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 Parameter ...
Page 16
... Note: Please refer to AC Overshoot and Undershoot Definition Diagram. AC Overshoot and Undershoot Definition Diagram DDQ Volts ( SSQ Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 V DDQ Crossing point SSQ Min. ...
Page 17
... Input Capacitance (all other input‐only pins) Input Capacitance Delta (all other input‐only pins) I/O Capacitance (DQ, DM, DQS, DQS#) I/O Capacitance Delta (DQ, DM, DQS, DQS#) Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 Parameter Parameter Parameter ...
Page 18
... Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 Symbol ...
Page 19
... SWITCHING is defined as inputs are changing between HIGH and LOW every other clock for address and control signals, and inputs changing 50% of each data transfer for DQ signals. 3. Legend: A=Activate, RA=Read with Auto‐Precharge, D=DESELECT. Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 19 ...
Page 20
... Note: For operation with Tc > 85 C or Tc < 0 C, I values may need to be derated. DD Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 ‐5B ‐37C ‐3D 80 80 90 90 ...
Page 21
... Write DQS Low Level Width CLK to First Rising Edge of DQS‐ In Data‐In Setup Time to DQS‐In (DQ, DM) Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 ‐5B ‐37C DDR2‐400B DDR2‐533C ...
Page 22
... Minimum time clocks remains ON after CKE asynchronously tDELAY drops LOW CKE minimum high and low pulse width Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 ‐5B ‐37C DDR2‐400B DDR2‐533C Min Max Min Max Min Max Min Max Min Max ...
Page 23
... Applicable to certain temperature grades. Specified OPER (Tc and Ta) must not be violated for each temperature grade. Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 ‐ ...
Page 24
... Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 ...
Page 25
... Please contact ISSI for availability of leaded BGA options. 2. The ‐37C part is backward compatible with the slower speed grade ‐5B part. Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 = 0°C to +70°C ...
Page 26
... IS43/46DR86400B, IS43/46DR16320B PACKAGE OUTLINE DRAWING 60-ball FBGA: Fine Pitch Ball Grid Array Outline (x8) Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 26 ...
Page 27
... IS43/46DR86400B, IS43/46DR16320B PACKAGE OUTLINE DRAWING 84-ball FBGA: Fine Pitch Ball Grid Array Outline (x16) Integrated Silicon Solution, Inc. – www.issi.com – Rev. C, 8/17/2010 27 ...