is43dr16320b Lattice Semiconductor Corp., is43dr16320b Datasheet

no-image

is43dr16320b

Manufacturer Part Number
is43dr16320b
Description
512mb X8, X16 Ddr2 Sdram
Manufacturer
Lattice Semiconductor Corp.
Datasheet
IS43/46DR86400B, IS43/46DR16320B
512Mb (x8, x16) DDR2 SDRAM
FEATURES
OPTIONS
Clock Cycle Timing
Note: The -5B device specification is shown for reference only.
Integrated Silicon Solution, Inc. – www.issi.com –
Rev. E, 01/17/2011
CL-tRCD-tRP
tCK (CL=3)
tCK (CL=4)
tCK (CL=5)
tCK (CL=6)
Frequency (max)
Speed Grade
• Configuration:
• Package:
Copyright © 2011 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can
reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such
applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Clock frequency up to 400MHz
Posted CAS
Programmable CAS Latency: 3, 4, 5 and 6
Programmable Additive Latency: 0, 1, 2, 3, 4 and 5
Write Latency = Read Latency-1
Programmable Burst Sequence: Sequential or
Interleave
Programmable Burst Length: 4 and 8
Automatic and Controlled Precharge Command
Power Down Mode
Auto Refresh and Self Refresh
Refresh Interval: 7.8 µs (8192 cycles/64 ms)
OCD (Off-Chip Driver Impedance Adjustment)
ODT (On-Die Termination)
Weak Strength Data-Output Driver Option
Bidirectional differential Data Strobe (Single-
ended data-strobe is an optional feature)
64Mx8 (16M x 8 x 4 banks)
32Mx16 (8M x 16 x 4 banks)
60-ball FBGA for x8
84-ball FBGA for x16
DDR2-400B
3-3-3
200
-5B
5
5
5
5
DDR2-533C
4-4-4
-37C
3.75
3.75
3.75
266
5
DDR2-667D
5-5-5
3.75
ADDRESS TABLE
333
-3D
5
3
3
Parameter
Row Addressing
Column Addressing
Bank Addressing
Precharge Addressing
On-Chip DLL aligns DQ and DQs transitions with
CK transitions
Differential clock inputs CK and CK#
VDD and VDDQ = 1.8V ± 0.1V
PASR (Partial Array Self Refresh)
SSTL_18 interface
tRAS lockout supported
Read Data Strobe supported (x8 only)
Internal four bank operations with single pulsed
RAS
Operating temperature:
Commercial (T
Industrial (T
Automotive, A1 (T
+95°C)
Automotive, A2 (T
to +105°C)
DDR2-800E
A
6-6-6
-25E
3.75
400
= -40°C to +85°C; T
2.5
5
3
A
= 0°C to +70°C ; T
A
A
= -40°C to +85°C; T
= -40°C to +105°C; T
BA0-BA1
A0-A13
64Mx8
A0-A9
A10
DDR2-800D
C
5-5-5
-25D
3.75
C
= -40°C to +95°C)
400
2.5
2.5
= 0°C to +85°C)
5
JANUARY 2011
C
BA0-BA1
32Mx16
A0-A12
= -40°C to
C
A0-A9
A10
= -40°C
Units
MHz
1
tCK
ns
ns
ns
ns

Related parts for is43dr16320b

Related keywords