m95512-r STMicroelectronics, m95512-r Datasheet - Page 24

no-image

m95512-r

Manufacturer Part Number
m95512-r
Description
512kbit Serial Spi Bus Eeprom With High Speed Clock
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m95512-rDW6P
Manufacturer:
ST
0
Part Number:
m95512-rDW6TP
Manufacturer:
STMicroelectronics
Quantity:
150 141
Part Number:
m95512-rDW6TP
Manufacturer:
ST
Quantity:
8 963
Part Number:
m95512-rDW6TP
Manufacturer:
ST
0
Part Number:
m95512-rDW6TP
Manufacturer:
ST
Quantity:
20 000
Part Number:
m95512-rMB6TG
Manufacturer:
ST
Quantity:
8 000
Part Number:
m95512-rMB6TG
Manufacturer:
ST
0
Part Number:
m95512-rMN6TP
Manufacturer:
TDK
Quantity:
324
Part Number:
m95512-rMN6TP
Manufacturer:
ST
0
Part Number:
m95512-rMN6TP
Manufacturer:
ST
Quantity:
3 639
Instructions
6.6
24/39
Write to Memory Array (WRITE)
As shown in
Low. The bits of the instruction byte, address byte, and at least one data byte are then
shifted in, on Serial Data Input (D).
The instruction is terminated by driving Chip Select (S) High at a byte boundary of the input
data. In the case of
latched in, indicating that the instruction is being used to write a single byte. The self-timed
Write cycle starts, and continues for a period t
which the Write in Progress (WIP) bit is reset to 0.
If, though, Chip Select (S) continues to be driven Low, as shown in
of input data is shifted in, so that more than a single byte, starting from the given address
towards the end of the same page, can be written in a single internal Write cycle. The self-
timed Write cycle starts, and continues, for a period t
end of which the Write in Progress (WIP) bit is reset to 0.
Each time a new data byte is shifted in, the least significant bits of the internal address
counter are incremented. If the number of data bytes sent to the device exceeds the page
boundary, the internal address counter rolls over to the beginning of the page, and the
previous data there are overwritten with the incoming data. (The page size of these devices
is 128 bytes).
The instruction is not accepted, and is not executed, under the following conditions:
Figure 12. Byte Write (WRITE) sequence
S
C
D
Q
if the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable
instruction just before)
if a Write cycle is already in progress
if the device has not been deselected, by Chip Select (S) being driven High, at a byte
boundary (after the eighth bit, b0, of the last data byte that has been latched in)
if the addressed page is in the region protected by the Block Protect (BP1 and BP0)
bits.
Figure
0
1
High Impedance
12, to send this instruction to the device, Chip Select (S) is first driven
Figure
2
Instruction
3
4
12, this occurs after the eighth bit of the data byte has been
5
6
7
15
8
14 13
9 10
16-Bit Address
WC
3
20 21 22 23 24 25 26 27
(as specified in
2
WC
1
(as specified in
0
7
6
Table
5
Figure
Data Byte
M95512-W, M95512-R
4
14), at the end of
Table
3
28 29 30
13, the next byte
2
14), at the
1
0
31
AI01795D

Related parts for m95512-r