m58bw016db STMicroelectronics, m58bw016db Datasheet - Page 25

no-image

m58bw016db

Manufacturer Part Number
m58bw016db
Description
16 Mbit 512kb X32, Boot Block, Burst 3v Supply Flash Memories
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m58bw016db7
Manufacturer:
ST
0
Part Number:
m58bw016db70T3
Manufacturer:
ST
Quantity:
6 975
Part Number:
m58bw016db70T3
Manufacturer:
ST
0
Part Number:
m58bw016db70T3F
Manufacturer:
ST
Quantity:
6 793
Part Number:
m58bw016db70T3F
Manufacturer:
POWER
Quantity:
1 355
Part Number:
m58bw016db70T3F
Manufacturer:
ST
0
Part Number:
m58bw016db70T3F
Manufacturer:
ST
Quantity:
20 000
Part Number:
m58bw016db70T3F
Manufacturer:
ST/意法
Quantity:
800
Part Number:
m58bw016db70T3NS
Manufacturer:
ST
0
Part Number:
m58bw016db70T3NS
Manufacturer:
ST
Quantity:
17 246
Part Number:
m58bw016db70ZA3
Manufacturer:
ST
0
Part Number:
m58bw016db70ZA3F
Manufacturer:
STM
Quantity:
5 600
Part Number:
m58bw016db7T3TNS
Manufacturer:
ST
Quantity:
20 000
Part Number:
m58bw016db7T3TNS
Manufacturer:
ST
Quantity:
5 672
Part Number:
m58bw016db80T3
Manufacturer:
ST
Quantity:
6 784
M58BW016DT, M58BW016DB, M58BW016FT, M58BW016FB
Table 7.
1. X latencies can be calculated as: (t
2. This feature is available for the M58BW016F version, and for the M58BW016D version only if the operative
3. Y latencies can be calculated as: t
M13-M11
number from 4 to 8, t
calculation).
frequency is below 45 MHz.
M5-M4
M2-M0
M15
M14
M10
M9
M8
M7
M6
M3
Bit
Burst Configuration Register
Valid Data Ready
Valid Clock Edge
Burst Length
Description
Read Select
Y-Latency
X-Latency
Burst Type
Wrapping
K
is the clock period and t
(3)
(1)
KHQV
AVQV
Value
+ t
000
001
010
011
100
101
110
111
000
001
010
011
100
101
110
111
– t
00
01
10
11
0
1
0
0
0
1
0
1
0
1
0
1
0
1
SYSTEM MARGIN
LLKH
SYSTEM MARGIN
+ t
Synchronous Burst Read
Asynchronous Read (default at power-on)
Reserved (default value)
Reserved (default value)
Reserved
4, 4-1-1-1
5, 5-1-1-1, 5-2-2-2
6, 6-1-1-1, 6-2-2-2
7, 7-1-1-1, 7-2-2-2
8, 8-1-1-1, 8-2-2-2
Reserved
Reserved (default value)
One Burst Clock cycle (default value)
Two Burst Clock cycles
R valid Low during valid Burst Clock edge (default
value)
R valid Low 1 data cycle before valid Burst Clock edge
Interleaved (default value)
Sequential
Falling Burst Clock edge (default value)
Rising Burst Clock edge
Reserved (default value)
Reserved
Reserved
Reserved
Wrap (default value)
No wrap
Reserved (default value)
4 double-words
8 double-words
Reserved
Reserved
Reserved
Reserved
Continuous
QVKH
) + t
+ t
(2)
SYSTEM MARGIN
QVKH
is the time margin required for the
< Y t
K.
Description
< (X -1) t
K
. (X is an integer
Bus operations
25/70

Related parts for m58bw016db