s-24c04c Seiko Instruments Inc., s-24c04c Datasheet
s-24c04c
Available stocks
Related parts for s-24c04c
s-24c04c Summary of contents
Page 1
... Seiko Instruments Inc., 2010 The S-24C04C is a 2-wire, low current consumption and wide range operation serial E capacity of 4 K-bit, and the organization is 512 words × 8-bit. Page write and sequential read are available. Features • Operating voltage range ...
Page 2
... GND 4 Figure 1 S-24C04CI-J8T1U 8-Pin TSSOP Top view GND 4 5 Figure 2 S-24C04CI-T8T1U 2 Pin No. Symbol * VCC SCL 4 GND *2 5 SDA SDA *2 6 SCL VCC *1. Connect to GND or V *2. Do not use it in high impedance. ...
Page 3
... Protection valid CC Open or connected to GND: Protection invalid Power supply . CC Table 4 Description No connection Slave address input Slave address input Ground Serial data I/O Serial clock input Write protect input Connected Protection valid CC Open or connected to GND: Protection invalid Power supply . CC 2 PROM S-24C04C 3 ...
Page 4
... SERIAL E PROM S-24C04C Block Diagram SCL Start / Stop Detector SDA Device Address Comparator Serial Clock Controller LOAD COMP LOAD INC Address Counter Y Decoder D OUT Figure 5 Seiko Instruments Inc. Rev.2.0 _00_C VCC WP GND Voltage Detector High-Voltage Generator Data Register ...
Page 5
... Min. Max. 1.6 5.5 1.7 5.5 0.7 × V 5.5 CC −0.3 0.3 × (Ta = +25° 1.0 MHz, V Min. Max. − 10 − 10 Min. Max. 6 − 10 cycles / word Min. Max. − 100 2 PROM S-24C04C Unit °C °C Unit Unit pF pF Unit *1 Unit year 5 ...
Page 6
... SERIAL E PROM S-24C04C DC Electrical Characteristics Item Current consumption (READ) Item Current consumption (WRITE) I Item Symbol Standby current I SB consumption Input leakage current 1 I LI1 Input leakage current 2 I LI2 Output leakage current I LO Input current Input current Input Impedance 1 ...
Page 7
... R t SU.DAT t SU.STO PROM S-24C04C 0.7 × 0.3 × Unit kHz μs μs μs ns μs μ μs μs μs μs μs μs μs μ BUF ...
Page 8
... SERIAL E PROM S-24C04C Item Write time Start Condition SCL SDA t WS1 WP (valid WS2 (invalid) 8 Table 1 5 Symbol Min. − Acknowledgment Write data Signal D0 Figure 8 Write Cycle Timing Seiko Instruments Inc. Rev.2.0 Unit Max. 5.0 ms Start Condition Stop Condition ...
Page 9
... Pin Functions 1. A1 and A2 (Slave address input) pins In the S-24C04C, to set the slave address, connect each pin of A1 GND or V types of slave address by a combination of A1, A2 pins. Comparing the slave address transmitted from the master device and one that you set, makes possible to select the S-24C04C from other devices connected onto the bus ...
Page 10
... SERIAL E PROM S-24C04C Operation 1. Start condition Start is identified by a high to low transition of the SDA line while the SCL line is stable at high. Every operation begins from a start condition. 2. Stop condition Stop is identified by a low to high transition of the SDA line while the SCL line is stable at high. ...
Page 11
... When an internal write cycle is in progress, the device does not generate an acknowledge. SCL 2 (E PROM Input) SDA (Master Output) SDA 2 (E PROM Output) Start Condition t SU.DAT HD.DAT Figure 11 Data Transmission Timing 1 Figure 12 Acknowledge Output Timing Seiko Instruments Inc. 2 2-WIRE SERIAL E PROM S-24C04C 8 9 Acknowledge Output ...
Page 12
... The higher 4 bits of the device address are the “Device Code”, and are fixed to “1010”. In the S-24C04C, successive 2 bits are the “Slave Address”. These 2 bits are used to identify a device on the system bus and are compared with the predetermined value which is defined by the address input pins (A2, A1). When the comparison result matches, the slave device responds with an acknowledge during the 9th clock cycle ...
Page 13
... When the master sends a 7-bit device address and a 1-bit read / write instruction code set to “0”, following a start condition, the S-24C04C acknowledges it. The S-24C04C then receives an 8-bit word address and responds with an acknowledge. After the S-24C04C receives 8-bit write data and responds with an acknowledge, it receives a stop condition and that initiates the write cycle at the addressed memory. ...
Page 14
... Its basic process to transmit data is as same as byte write, but it operates page write by sequentially receiving 8- bit write data as much data as the page size has. When the S-24C04C receives a 7-bit device address and a 1-bit read / write instruction code set to “0”, following a start condition, it generates an acknowledge. Then the S-24C04C receives an 8-bit word address, and responds with an acknowledge ...
Page 15
... Figure 8. In not using the write protect, connect the WP pin to GND or set it open. The write protect is valid in the range of operation power supply voltage. As seen in Figure 16 when the write protect is valid, the S-24C04C does not generate an acknowledgment signal after data input. S ...
Page 16
... S-24C04C, namely to the slave devices. That is, if the S-24C04C does not generate an acknowledge, the write cycle is in progress and if the S-24C04C generates an acknowledge, the write cycle has been completed. ...
Page 17
... Address Read”. In the following the address counter in the S-24C04C is assumed to be “n”. When the S-24C04C receives a 7-bit device address and a 1-bit read / write instruction code set to “1” following a start condition, it responds with an acknowledge. Next, an 8-bit data at the address “n” is sent from the S-24C04C synchronous to the SCL clock. The address counter is incremented and the content of the address counter becomes n+1 ...
Page 18
... That is, when the S-24C04C receives a 7-bit device address and a 1-bit read / write instruction code set to “1”, following a start condition signal, it responds with an acknowledge. Next, 8-bit data is transmitted from the S- 24C04C in synchronous to the SCL clock ...
Page 19
... Sequential read When the S-24C04C receives a 7-bit device address and a 1-bit read / write instruction code set to “1” following a start condition both in current address read and random read, it responds with an acknowledge. When an 8-bit data is output from the S-24C04C synchronous to the SCL clock, the address counter is automatically incremented ...
Page 20
... Write Protect Function during the Low Power Supply Voltage The S-24C04C has a built-in detection circuit which operates with the low power supply voltage, cancels Write when the power supply voltage drops and power-on. Its detection and release voltages are 1.20 V typ. (Refer to Figure 21). ...
Page 21
... In case that the SCL input pin of the S-24C04C is connected to the Nch open drain output pin of the master device, connect the SCL pin with a pull-up resistor. As well, in case the SCL input pin of the S-24C04C is connected to the tri- state output pin of the master device, connect the SCL pin with a pull-up resistor in order not to set it in high impedance ...
Page 22
... SERIAL E PROM S-24C04C WP A1 Figure 24 WP Pin Figure 25 A1, A2 Pins Seiko Instruments Inc. Rev.2.0 _00_C ...
Page 23
... S-24C04C. How to reset is shown below. [How to reset S-24C04C] The S-24C04C is able to be reset by a start and stop instructions. When the S-24C04C is reading data “0” outputting the acknowledgment signal, outputs “0” to the SDA line. In this status, the master device cannot output an instruction to the SDA line ...
Page 24
... V (Max.) 0.2 V INIT * means there is no difference in potential between the VCC pin and the GND pin of the S-24C04C. * the time required to initialize the S-24C04C. No instructions are accepted during this time. INIT 24 = 200 ms seen in Figure 28. The power supply voltage ...
Page 25
... In this case, S-24C04C may perform the Write operation. The voltage drops due to power off while the S-24C04C is being accessed. Even if the master device is reset due to the low power voltage, the S-24C04C may malfunction unless the power-on-clear operation conditions of S- 24C04C are satisfied ...
Page 26
... SERIAL E PROM S-24C04C 5. 2 Initialization time The S-24C04C initializes at the same time when the power supply voltage is raised. Input instructions to the S- 24C04C after initialization. S-24C04C does not accept any instruction during initialization. Figure 29 shows the initialization time of the S-24C04C. Initialization Time ...
Page 27
... The S-24C04C may error if it does not recognize a start / stop condition correctly during transmission. In the S-24C04C recommended to set the delay time of 0.3 μs minimum from a falling edge of SCL for the SDA. This is to prevent S-24C04C from going in a start / stop condition due to the time lag caused by the load of the bus line. ...
Page 28
... SERIAL E PROM S-24C04C 8. Operation when input stop condition during input write data The S-24C04C does the write operation only when it receives data of 1 byte or more and receives a stop condition immediately after ACK output. Refer to Figure 32 regarding details ...
Page 29
... Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit. ● SII claims no responsibility for any and all disputes arising out connection with any infringement of the products including this IC upon patents owned by a third party. Seiko Instruments Inc. 2 2-WIRE SERIAL E PROM S-24C04C 29 ...
Page 30
... Lead-free (Sn 100%), halogen-free Package name (abbreviation) and IC packing specification J8T1 : 8-Pin SOP(JEDEC), Tape T8T1 : 8-Pin TSSOP, Tape I8T1 : SNT-8A, Tape K8T3 : TMSOP-8, Tape Fixed Product name S-24C04C : 4 Kbit Drawing code Package Tape FJ008-Z-C-SD FT008-Z-C-SD PH008-A-C-SD FM008-A-C-SD Seiko Instruments Inc. Rev.2.0 Reel Land − ...
Page 31
...
Page 32
...
Page 33
...
Page 34
...
Page 35
...
Page 36
...
Page 37
...
Page 38
...
Page 39
...
Page 40
...
Page 41
...
Page 42
...
Page 43
...
Page 44
... Seiko Instruments Inc. is strictly prohibited. • The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, or any apparatus installed in airplanes and other vehicles, without prior written permission of Seiko Instruments Inc. ...