nmc27c64qe Fairchild Semiconductor, nmc27c64qe Datasheet
nmc27c64qe
Available stocks
Related parts for nmc27c64qe
nmc27c64qe Summary of contents
Page 1
... PGM Address Inputs " 1998 Fairchild Semiconductor Corporation NMC27C64 Rev. C suited for high volume production applications where cost is an important factor and programming only needs to be done once. This family of EPROMs are fabricated with Fairchild s proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability ...
Page 2
... Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C64 pins. Pin Names Commercial Temperature Range Parameter/Order Number NMC27C64Q, N 150 NMC27C64Q, N 200 Extended Temp Range (- +85 C) Parameter/Order Number NMC27C64QE, NE200 NMC27C64 Rev. C 27C16 27C16 NMC27C64 2716 2716 V 28 ...
Page 3
... Lead Temperature - +125 C (Soldering, 10 sec.) - +150 C ESD Rating (Mil Spec 883C, +6.5V to -0.6V Method 3015.2) Operating Conditions +1.0V to GND -0.6V CC Temperature Range NMC27C64Q 150, 200 NMC27C64N 150, 200 +14.0V to -0.6V NMC27C64QE 200 NMC27C64NE 200 +7.0V to -0.6V V Power Supply CC Conditions GND GND OUT ...
Page 4
Capacitance TA = +25$ MHz (Note 2) NMC27C64Q Symbol Parameter C Input Capacitance IN C Output Capacitance OUT Capacitance TA = +25$ MHz (Note 2) NMC27C64N Symbol Parameter C Input Capacitance IN C Output ...
Page 5
Programming Characteristics Symbol Parameter t Address Setup Time Setup Time OES t CE Setup Time CES t Data Setup Time Setup Time VPS Setup Time VCS CC t Address Hold Time ...
Page 6
Programming Waveforms 2V ADDRESS 0.8V 2V DATA 0.8V 6. 13. 0. 0.8V PGM 2V OE 0.8V Note 11: Fairchild s standard product warranty applies to devices programmed to specifications described herein. Note 12: V ...
Page 7
Fast Programming Algorithm Flow Chart Increment ADDR NMC27C64 Rev. C Start ADDR = First Location 12.75V Program one 100 s Pulse Increment X Yes ...
Page 8
... NMC27C64 is programmed with the Fast Programming Algorithm shown in Figure 1. Each address is programmed with a series of 100 s pulses until it verfies good maximum of 25 pulses. Most memory cells will program with a single 100 s pulse. The NMC27C64 must not be programmed with a DC signal applied to the PGM input. ...
Page 9
Functional Description (Continued) Program Inhibit Programming multiple NMC27C64s in parallel with different data is also easily accomplished. Except for CE all like inputs (including OE and PGM) of the parallel NMC27C64 may be common. A TTL low level program pulse ...
Page 10
... Life Support Policy Fairchild's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Fairchild Semiconductor Corporation. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support ...