at17f080 ATMEL Corporation, at17f080 Datasheet

no-image

at17f080

Manufacturer Part Number
at17f080
Description
8 Mbit In-system Programable Prom
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT17F080
Manufacturer:
CIRRUS
Quantity:
16
Part Number:
at17f080-30BJC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at17f080-30BJI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at17f080-30JC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at17f080-30JI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at17f080-30JU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at17f080A-30CU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Features
1. Description
The AT17F Series of In-System Programmable Configuration PROMs (Configurators)
provide an easy-to-use, cost-effective configuration memory for Field Programmable
Gate Arrays. The AT17F Series device is packaged in the 8-lead LAP, 20-lead PLCC,
and 44-lead TQFP, see
serial-access procedure to configure one or more FPGA devices.
The AT17F Series Configurators can be programmed with industry-standard program-
mers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable.
Table 1-1.
Package
8-lead LAP
20-lead PLCC
44-lead TQFP
Programmable 4,194,304 x 1 and 8,388,608 x 1-bit Serial Memories Designed to Store
Configuration Programs for Field Programmable Gate Arrays (FPGAs)
3.3V Output Capability
5V Tolerant I/O Pins
Program Support using the Atmel ATDH2200E System or Industry Third-party
Programmers
In-System Programmable (ISP) via 2-wire Bus
Simple Interface to SRAM FPGAs
Compatible with Atmel AT40K and AT94K Devices, Altera
Lucent
Motorola
Cascadable Read-back to Support Additional Configurations or Higher-density Arrays
Low-power CMOS FLASH Process
Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC
Packages), 20-lead PLCC and 44-lead TQFP Packages
Emulation of Atmel’s AT24CXXX Serial EEPROMs
Low-power Standby Mode
Single Device Capable of Holding 4-bit Stream Files Allowing Simple System
Reconfiguration
Fast Serial Download Speeds up to 33 MHz
Endurance: 5,000 Write Cycles Typical
Green (Pb/Halide-free/RoHS Compliant) Package Options Available
®
ORCA
®
MPA1000 FPGAs
AT17F Series Packages
®
FPGAs, Xilinx
Table
®
1-1. The AT17F Series Configurator uses a simple
XC3000, XC4000, XC5200, Spartan
AT17F040
Yes
Yes
®
FLEX
®
, APEX
®
AT17F080
, Virtex
Yes
Yes
Yes
Devices,
®
FPGAs,
FPGA
Configuration
Flash Memory
AT17F040
AT17F080
3039K–CNFG–2/08

Related parts for at17f080

at17f080 Summary of contents

Page 1

... AT17F Series Packages Package 8-lead LAP 20-lead PLCC 44-lead TQFP ® ® FLEX , APEX XC3000, XC4000, XC5200, Spartan AT17F040 Yes Yes – FPGA ™ Devices, ® ® , Virtex FPGAs, Configuration Flash Memory AT17F040 AT17F080 AT17F080 Yes Yes Yes 3039K–CNFG–2/08 ...

Page 2

Pin Configuration Notes: AT17F040/080 2 8-lead LAP DATA 1 8 VCC CLK 2 7 SER_EN RESET/ CEO (A2 GND 20-lead PLCC CLK RESET/OE 6 PAGESEL1 20-lead PLCC (Virtex ...

Page 3

3039K–CNFG–2/08 44 TQFP AT17F040/080 ...

Page 4

Block Diagram Power-on READY Reset PAGE_EN Config. Page PAGESEL0 Select PAGESEL1 Flash Memory 4. Device Description The control signals for the configuration memory device (CE, RESET/OE and CLK) interface directly with the FPGA device control signals. All FPGA devices ...

Page 5

... This pin has an internal 20 KΩ pull-up resistor. 2. This pin has an internal 30 KΩ pull-down resistor. AT17F040/080 AT17F080 LAP PLCC TQFP – – – ...

Page 6

... This pin has an internal 20 kΩ pull-up resistor. 2. This pin has an internal 30 kΩ pull-down resistor. Table 5-2. When AT17F080 (8 Mbits) 00000 – 1FFFFh 20000 – 3FFFFh 40000 – 5FFFFh 60000 – 7FFFFh 00000 – 7FFFFh and GND is recommended ...

Page 7

A2 Device selection input, (when SER_EN Low). The input is used to enable (or chip select) the device during programming (i.e., when SER_EN is Low). Refer to the AT17F Programming Specification available on the Atmel web site for ...

Page 8

FPGA Master Serial Mode Summary The I/O and logic functions of any SRAM-based FPGA are established by a configuration pro- gram. The program is loaded either automatically upon power-up command, depending on the state of the FPGA ...

Page 9

... Exposure to Abso- lute Maximum Rating conditions for extended periods of time may affect device reliability. AT17F Series Configurator Min Max 2.97 3.63 2.97 3.63 AT17F040 AT17F080 Min Max Min 2 0.8 0 2.4 2.4 ...

Page 10

AC Characteristics CE RESET/OE CLK T CE DATA 15. AC Characteristics when Cascading RESET/OE CE CLK T DATA LAST BIT T CEO AT17F040/080 10 T SCE CAC CDF T OCK OCE T ...

Page 11

AC Characteristics Symbol Description ( Data Delay OE ( Data Delay CE (2) T CLK to Data Delay CAC T Data Hold from CE, OE, or CLK OH ( ...

Page 12

... AC test lead = 50 pF. 2. Float delays are measured with loads. Transition is measured ± 200 mV from steady-state active levels. AT17F040/080 12 AT17F040 Min Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial AT17F080 Max Min Max Units ...

Page 13

... Plastic Leaded Chip Carrier (PLCC) 44A Thin Plastic Quad Flat Package (TQFP) Note: 1. Airflow = 0 ft/min. 3039K–CNFG–2/08 AT17F040 θ [° C/W] JC θ (1) [° C/W] JA θ [° C/W] JC θ (1) [° C/W] JA θ [° C/W] – JC θ (1) [° C/W] – JA AT17F040/080 AT17F080 – – – – ...

Page 14

... Thin (1.0 mm) Plastic Quad Flat Package Carrier (TQFP) AT17F040/080 14 Ordering Code AT17F040-30VJC AT17F040-30VJI AT17F080-30TQC AT17F080-30TQI Ordering Code AT17F040-30CU AT17F040-30JU AT17F080-30CU AT17F080-30JU Package Type (1)(2) Package Operation Range Commercial 20J - 20 PLCC (0° 70° C) Industrial 20J - 20 PLCC (-40° 85° C) Commercial 44A - 44 TQFP (0° ...

Page 15

Packaging Information 20.1 8CN4 – LAP Marked Pin1 Indentifier E Top View 0.10 mm TYP Bottom View Note: 1. Metal Pad Dimensions. 2. All exposed metal area shall have the following finished platings. ...

Page 16

PLCC 1.14(0.045) X 45˚ B 0.51(0.020)MAX 45˚ MAX (3X) Notes: 1. This package conforms to JEDEC reference MS-018, Variation AA. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. ...

Page 17

TQFP PIN 0˚~7˚ L Notes: 1. This package conforms to JEDEC reference MS-026, Variation ACB. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 ...

Page 18

Revision History Revision Level – Release Date J – March 2006 K – February 2008 AT17F040/080 18 History Added last-time buy for AT17FXXX-30CC and AT17FXXX-30CI. Removed -30JC, -30JI, -30BJC and -30BJI devices from ordering information. 3039K–CNFG–2/08 ...

Page 19

... Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © 2008 Atmel Corporation. All rights reserved. Atmel Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. International Atmel Asia ...

Related keywords