uba2015t/n1 NXP Semiconductors, uba2015t/n1 Datasheet
uba2015t/n1
Related parts for uba2015t/n1
uba2015t/n1 Summary of contents
Page 1
UBA2016A/15/15A 600 V fluorescent lamp driver with PFC, linear dimming and boost function Rev. 1 — 20 May 2011 1. General description The UBA2016A/15/15A are high voltage Integrated Circuits (IC) intended to drive fluorescent lamps with filaments such as Tube ...
Page 2
... Intended for fluorescent lamp ballasts with either a dimmable (UBA2016A and UBA2015A fixed (UBA2015) output and PFC for AC mains voltages 390 V. 4. Ordering information Table 1. Ordering information Type number Package Name UBA2016AT/N1 SO20 UBA2015T/N1 SO20 UBA2015AT/N1 SO20 UBA2016AP/N1 DIP20 UBA2015P/N1 DIP20 UBA2015AP/N1 DIP20 Table 2. ...
Page 3
... NXP Semiconductors 5. Block diagram VDD 5 μA 0 AUXPFC 1.39 V FBPFCOK FBPFC 1. COMPPFC IC off EOL μA 5 μA 3.35 V 2.5 V VFB 2.6 μ IFB 2 60 kΩ Fig 1. Block diagram UBA2016A UBA2016A_15_15A Objective data sheet DEMAG OVPFC PFC ...
Page 4
... NXP Semiconductors VDD 5 μA 0 AUXPFC 1. 0. FBPFC 1. COMPPFC IC off EOL μA 5 μA 3.35 V 2.5 V VFB 2.6 μ IFB 2 60 kΩ (1) Pin 9 is not connected in the UBA2015. Fig 2. Block diagram UBA2015A and UBA2015 UBA2016A_15_15A Objective data sheet ...
Page 5
... NXP Semiconductors 6. Pinning information 6.1 Pinning SLHB 1 IFB 2 3 EOL 4 VFB IREF 5 UBA2016A CIFB CPT 9 DIM BOOST 10 001aam532 Fig 3. Pin configuration UBA2016A Fig 5. 6.2 Pin description Table 3. Symbol SLHB IFB EOL VFB IREF CIFB CF CPT DIM n.c. UBA2016A_15_15A Objective data sheet 20 GHHB ...
Page 6
... NXP Semiconductors Table 3. Symbol BOOST PH/EN FBPFC COMPPFC AUXPFC GPFC GND VDD GLHB SHHB FSHB GHHB 7. Functional description 7.1 Introduction The UBA2016A/15/15A is an integrated circuit for electronically ballasted fluorescent lamps. It provides a critical conduction mode Power Factor Correction (PFC) controller/driver and a half-bridge controller/driver with all the necessary functions for correct preheat, ignition and on-state operation of the lamp ...
Page 7
... NXP Semiconductors mains Fig 6. 7.2.1 Regulation loop The control loop senses the PFC output voltage via resistors R1, R2 and the feedback input FBPFC. The frequency compensation network C1, C2 and R4 sets the response time and stability of the loop. The voltage at pin FBPFC is regulated to V voltage on pin FBPFC is above the regulation voltage, pin COMPPFC is charged and when voltage on pin FBPFC is lower, pin COMPPFC is discharged ...
Page 8
... NXP Semiconductors 7.2.2 Protection The PFC incorporates the following protection mechanisms: • When voltage on pin FBPFC drops below open/short protection threshold voltage V th(osp)(FBPFC) internal filter prevents this protection reacting to a negative spike. • When pin FBPFC is left open, a pull-down bias current I voltage drops below V • ...
Page 9
... NXP Semiconductors 7.3.1 VDD supply The UBA2016A/15/15A is intended to be supplied by a start-up bleeder resistor connected between the bus voltage V half-bridge point at pin SHHB. The IC starts up when the voltage at pin VDD rises above start-up voltage V locks out (stops oscillating) when the voltage at pin VDD drops below stop voltage ...
Page 10
... NXP Semiconductors V SHHB Fig 8. 7.4 Fluorescent lamp control The IC incorporates all the regulation and control needed for the fluorescent lamp(s), such as filament preheat, ignition frequency sweep, lamp voltage limitation, lamp current control, start-up boost, dimming, end-of-life detection, overcurrent protection and hard switching limiting ...
Page 11
... NXP Semiconductors reset OR disable GLHB AND (reset OR disable) Stop state GLHB low fast fault fault timeout AND (ignition attempts = 2) fault timeout Other definitions: enable = (V > V FFPRHT th(en)(FFPRHT) disable = NOT(enable) ignition detected = (V > V IFB th(lod)(IFB) Fig 9. State diagram UBA2016A_15_15A Objective data sheet ...
Page 12
... NXP Semiconductors 7.4.1 Reset When voltage on pin VDD is below the reset voltage V driver are LOW. All internal latches are reset. When voltage on pin VDD rises above V rst(VDD) 7.4.2 Standby In STANDBY state the low-side gate driver is on (GLHB is HIGH).The floating supply capacitor C Preheat state is entered. ...
Page 13
... NXP Semiconductors (1) Lamp voltage when lamp is off (not ignited yet). (2) Lamp current when lamp is on. Fig 10. Resonance curve application with UBA2015A (1) Lamp voltage when lamp is off (not ignited yet). (2) Lamp current when lamp is on. Fig 11. Resonance curve application with UBA2016A UBA2016A_15_15A ...
Page 14
... NXP Semiconductors The preheat frequency for UBA2015 and UBA2015A can also be regulated via pin PH/EN. UBA2015 and UBA2015A support current controlled preheat and fixed frequency preheat. During preheat the output voltage of pin PH/ external resistor R current of the VCO (the current at pin CF with no fault condition present and the capacitor ...
Page 15
... NXP Semiconductors 7.4.7.1 Lamp current control and dimming The AC lamp current is sensed by an external resistor connected to pin IFB. The resulting AC voltage on pin IFB is internally Double-Side Rectified (DSR), and compared to a reference level by an OTA. This reference level is determined by the internal reference regulation level V ...
Page 16
... NXP Semiconductors DOUBLE SIDE RECTIFIER I lamp IFB R ext(IFB) R i(IFB) VDD I bias(DIM) DIM BOOST I BOOST grey circuit parts are not present in some types Fig 12. Lamp current control The output of the OTA is connected to pin CIFB. The external capacitor C charged and discharged according to the voltage on the OTA inputs and the ...
Page 17
... NXP Semiconductors However, the switching frequency can never go below f the boost function is active, see f the IC will stay at f sw(low) 7.4.7.2 Operation without lamp current control To operate the lamp without current control the lamp current sense pin IFB must be connected to ground. The lamp now operates at the lowest frequency f Figure 10 7 ...
Page 18
... NXP Semiconductors The amount of boost depends on the current into the BOOST pin and the lamp current control. If the application does not use lamp current control, the switching frequency will go down to the lowest possible boost switching frequency f “Resonance curve application with Equation ≤ ...
Page 19
... NXP Semiconductors A programmable end-of-life window is achieved by the internal bias current sink I The effective relative size of the EOL window will decrease in line with the increasing series resistance connected to pin EOL. The end-of-life lamp rectifying detection is only active during the Burn state. ...
Page 20
... NXP Semiconductors During ignition a situation may occur where the amplitude of the load current is high and the half-bridge is at the boundary of capacitive mode switching; see The load current crosses zero during the non-overlap time. If the amplitude of the load current is large enough, the UBA2015 and UBA2015A might not detect capacitive mode because V conducting again when the other switch switches on ...
Page 21
HV high side GHHB switch SHHB I load SENSE low side GLHB switch GND zero voltage switching hard switching (due to small phase difference between V and i ) SHHB load hard switching (due to small amplitude ...
Page 22
... NXP Semiconductors 7.6.6 Coil saturation protection When the peak voltage on pin SLHB exceeds saturation threshold voltage V additional current I Ignition state the fault timer is started and a discharge current I CIFB during the next cycle to increase the switching frequency. In Burn state the IC will go to Stop state if coil saturation is detected longer than the ...
Page 23
... NXP Semiconductors timer is no longer detected for a period longer than the fault release delay time t the fault timer will be reset and at any new occurance of the fault, the timer will start from zero. Faults which activate the fault timer are shown as SlowFault in The fault timer uses the same pin (CPT) to set the time with an external capacitor C as the preheat timer ...
Page 24
... NXP Semiconductors 8. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages referenced to signal ground (GND pin 15); current flow into the IC is positive. Symbol Parameter General R reference resistance on ref(IREF) pin IREF SR slew rate T ambient temperature ...
Page 25
... NXP Semiconductors Table 4. Limiting values …continued In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages referenced to signal ground (GND pin 15); current flow into the IC is positive. Symbol Parameter ElectroStatic Discharge (ESD) V electrostatic discharge ESD voltage Latch- [1] Positive and negative latch-up currents tested at T 350 μ ...
Page 26
... NXP Semiconductors Table 6. Characteristics …continued °C; settings according to default setting amb unless otherwise specified. Symbol Parameter V restart voltage on pin VDD restart(VDD) I restart current on pin VDD restart(VDD) V clamp voltage on pin VDD clamp(VDD) I clamp current on pin VDD clamp(VDD) I current on pin VDD VDD ...
Page 27
... NXP Semiconductors Table 6. Characteristics …continued °C; settings according to default setting amb unless otherwise specified. Symbol Parameter I discharge current on pin CIFB dch(CIFB) f preheat switching frequency sw(ph) HB lamp ignition f /f high switching frequency to low sw(high) sw(low) switching frequency ratio V low switching frequency voltage on pin ...
Page 28
... NXP Semiconductors Table 6. Characteristics …continued °C; settings according to default setting amb unless otherwise specified. Symbol Parameter R sink resistance on pin GHHB sink(GHHB) t non-overlap time no V bootstrap diode forward voltage Fd(bs) Dimming I bias current on pin DIM bias(DIM) R input resistance on pin DIM i(DIM) HB protection ...
Page 29
... NXP Semiconductors Table 6. Characteristics …continued °C; settings according to default setting amb unless otherwise specified. Symbol Parameter V capacitive mode detection threshold th(cm)SHHB voltage on pin SHHB g hard switching regulation m(hswr) transconductance V short-circuit protection threshold voltage th(scp)(CPT) on pin CPT R external parallel resistance on pin CPT ...
Page 30
... NXP Semiconductors Table 7. Pin name SLHB IFB EOL VFB IREF CIFB CF CPT DIM BOOST PH/EN FBPFC COMPPFC AUXPFC GPFC GND VDD GLHB SHHB FSHB GHHB UBA2016A_15_15A Objective data sheet Default settings for characteristics Pin Application 1 connected to ground 2 connected to ground 3 connected test supply ...
Page 31
... NXP Semiconductors 11. Application information 11.1 Connecting the application A 33 kΩ resistor must be connected between pin IREF and GND. The tolerance of this resistor adds to any current related tolerances of the IC, including f components can be connected to pin IREF. Tolerance and temperature dependency of the capacitor connected between pin CF and ...
Page 32
Without lamp current regulation or dimming mains AUXPFC COMPPFC GND Fig 16. Typical schematic for minimal TL or CFL application with UBA2016A (mains filter not shown) GPFC FBPFC VDD UBA2016A IREF CF CPT CIFB DIM VFB BOOST IFB EOL ...
Page 33
AUXPFC COMPPFC GND Fig 17. Typical schematic for basic TL or CFL application (better PFC performance than minimal application) (mains filter not shown) GPFC FBPFC VDD UBA2016A IREF CF CPT CIFB DIM VFB BOOST IFB EOL GHHB SHHB FSHB ...
Page 34
GPFC AUXPFC COMPPFC GND Fig 18. Typical schematic for basic TL or CFL application with UBA2016A with fixed time boost start (mains filter not shown) FBPFC VDD GHHB SHHB FSHB UBA2016A GLHB SLHB IREF CF CPT CIFB DIM VFB ...
Page 35
GPFC AUXPFC COMPPFC GND IREF Fig 19. Typical schematic for basic TL or CFL application with UBA2016A, with lamp temperature-dependent boost start (mains filter not shown) NTC mounted close to lamp FBPFC VDD VFB BOOST GHHB SHHB FSHB UBA2016A ...
Page 36
With lamp current regulation and dimming mains GPFC AUXPFC COMPPFC GND IREF CF Fig 20. Typical schematic for dimmable TL application with UBA2016A (mains filter not shown) FBPFC VDD GHHB SHHB FSHB UBA2016A GLHB SLHB CPT CIFB DIM BOOST ...
Page 37
... NXP Semiconductors 12. Package outline DIP20: plastic dual in-line package; 20 leads (300 mil pin 1 index 1 DIMENSIONS (inch dimensions are derived from the original mm dimensions UNIT max. min. max. mm 4.2 0.51 3.2 inches 0.17 0.02 0.13 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. ...
Page 38
... NXP Semiconductors SO20: plastic small outline package; 20 leads; body width 7 pin 1 index 1 e DIMENSIONS (inch dimensions are derived from the original mm dimensions) A UNIT max. 0.3 2.45 mm 2.65 0.25 0.1 2.25 0.012 0.096 inches 0.1 0.01 0.004 0.089 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. ...
Page 39
... NXP Semiconductors 13. Revision history Table 8. Revision history Document ID Release date UBA2016A_15_15A v.1 20110520 UBA2016A_15_15A Objective data sheet Data sheet status Objective data sheet All information provided in this document is subject to legal disclaimers. Rev. 1 — 20 May 2011 UBA2016A/15/15A 600 V fluorescent lamp driver Change notice ...
Page 40
... In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or ...
Page 41
... Objective data sheet NXP Semiconductors’ specifications such use shall be solely at customer’s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors’ ...
Page 42
... NXP Semiconductors 16. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 4 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 5 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3 6 Pinning information . . . . . . . . . . . . . . . . . . . . . . 5 6.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 6.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5 7 Functional description . . . . . . . . . . . . . . . . . . . 6 7.1 Introduction 7.2 Power Factor Correction (PFC 7.2.1 Regulation loop 7.2.2 Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 7.3 Half-bridge driver . . . . . . . . . . . . . . . . . . . . . . . 8 7.3.1 VDD supply 7.3.2 Low- and high-side drivers . . . . . . . . . . . . . . . . 9 7 ...