attiny22l

Manufacturer Part Numberattiny22l
Description8-bit Microcontroller With 2k Bytes Of In-system Programmable Flash - Atmel Corporation
ManufacturerATMEL Corporation
attiny22l datasheet
 
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
Page 1/11

Download datasheet (169Kb)Embed
Next
Features
®
Utilizes the AVR
RISC Architecture
AVR - High-performance and Low-power RISC Architecture
– 118 Powerful Instructions - Most Single Clock Cycle Execution
– 32 x 8 General Purpose Working Registers
– Up to 1MIPS Throughput at 1MHz
Data and Nonvolatile Program Memory
– 2K Bytes of In-System Programmable Flash
Endurance 1,000 Write/Erase Cycles
– 128 Bytes of internal SRAM
– 128 Bytes of In-System Programmable EEPROM
Endurance: 100,000 Write/Erase Cycles
– Programming Lock for Flash Program and EEPROM Data Security
Peripheral Features
– One 8-bit Timer/Counter with Separate Prescaler
– Programmable Watchdog Timer with On-chip Oscillator
– SPI Serial Interface for In-System Programming
Special Microcontroller Features
– Low-power Idle and Power Down Modes
– External and Internal Interrupt Sources
– Power-on Reset Circuit
– On-chip RC Oscillator
Specifications
– Low-power, High-speed CMOS Process Technology
– Fully Static Operation
Power Consumption at 3V, 25°C
– Active: 1.5 mA
– Idle Mode: 100 µA
– Power Down Mode: <1 µA
I/O and Packages
– 5 Programmable I/O Lines
– 8-pin PDIP and SOIC
Operating Voltages
– 2.7 - 6.0V
Speed Grade
– Internal Oscillator ~1MHz @ 5.0V
Description
The ATtiny22L is a low-power CMOS 8-bit microcontroller based on the AVR RISC
architecture. By executing powerful instructions in a single clock cycle, the ATtiny22L
achieves throughputs approaching 1 MIPS per MHz allowing the system designer to
optimize power consumption versus processing speed.
The AVR core combines a rich instruction set with 32 general purpose working regis-
ters. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU),
Pin Configuration
RESET
1
PB3
2
PB4
3
GND
4
PDIP/SOIC
8
VCC
7
PB2 (SCK/T0)
6
PB1 (MISO/INT0)
5
PB0 (MOSI)
Note: This is a summary document. For the complete 56-page
document, please visit our web site at www.atmel.com or e-mail at
literature@atmel.com and request literature #1273B.
8-bit
Microcontroller
with 2K Bytes of
In-System
Programmable
Flash
ATtiny22L
Preliminary
Rev. 1273BS–02/00
1

attiny22l Summary of contents

  • Page 1

    ... Speed Grade – Internal Oscillator ~1MHz @ 5.0V Description The ATtiny22L is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny22L achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed. ...

  • Page 2

    ... The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers. Block Diagram Figure 1. The ATtiny22L Block Diagram VCC GND PROGRAM COUNTER ...

  • Page 3

    ... Shorter pulses are not guaranteed to generate a reset. Clock Source The ATtiny22L is clocked by an on-chip RC oscillator. This RC oscillator runs at a nominal frequency of 1 MHz (VCC = 5V). Architectural Overview The fast-access register file concept contains 32 x 8-bit general purpose working registers with a single clock cycle access time ...

  • Page 4

    ... The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. Figure 2 shows the ATtiny22L AVR RISC microcontroller architecture. In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. ...

  • Page 5

    Figure 3. Memory Maps A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector ...

  • Page 6

    ... Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers $00 to $1F only. ATtiny22L 6 Bit 6 ...

  • Page 7

    Instruction Set Summary Mnemonics Operands Description ARITHMETIC AND LOGIC INSTRUCTIONS ADD Rd, Rr Add two Registers ADC Rd, Rr Add with Carry two Registers ADIW Rdl,K Add Immediate to Word SUB Rd, Rr Subtract two Registers SUBI Rd, K Subtract ...

  • Page 8

    ... Clear Twos Complement Overflow SET Set T in SREG CLT Clear T in SREG SEH Set Half Carry Flag in SREG CLH Clear Half Carry Flag in SREG NOP No Operation SLEEP Sleep WDR Watchdog Reset ATtiny22L 8 Operation Flags Rd Rr None ← None ← Rd (X) None ← ...

  • Page 9

    ... Wide, Plastic Dual Inline Package (PDIP) 8P3 8S2 8-lead, 0.200" Wide, Plastic Gull-Wing Small Outline (EIAJ SOIC) Ordering Code Package ATtiny22L-1PC 8P3 ATtiny22L-1SC 8S2 ATtiny22L-1PI 8P3 ATtiny22L-1SI 8S2 Package Type Operation Range Commercial (0°C to 70°C) Industrial (-40°C to 85°C) 9 ...

  • Page 10

    ... PLANE .150 (3.81) .115 (2.92) .070 (1.78) .045 (1.14) .325 (8.26) .300 (7.62) 15 .012 (.305) .008 (.203) .430 (10.9) MAX ATtiny22L 10 8S2, 8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC) Dimensions in Inches and (Millimeters) .280 (7.11) .240 (6.10) .037 (.940) .027 (.690) .015 (.380) MIN .022 (.559) .014 (.356) ...

  • Page 11

    ... Atmel Corporation 2000. Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard war- ranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein ...