r5f21346mnfp Renesas Electronics Corporation., r5f21346mnfp Datasheet - Page 179

no-image

r5f21346mnfp

Manufacturer Part Number
r5f21346mnfp
Description
Single-chip Mcus Incorporates The R8c Cpu Core
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r5f21346mnfp#V0
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R8C/34M Group
R01UH0131EJ0100 Rev.1.00
Jun 21, 2011
Figure 11.2
11.1.5
Table 11.1
Note:
Undefined instruction
Overflow
BRK instruction
Address match
Single step
Watchdog timer,
Oscillation stop detection,
Voltage monitor 1/
comparator A1
Voltage monitor 2/
comparator A2
Address break
(Reserved)
Reset
11.1.5.1
1. Do not use these interrupts. They are provided exclusively for use by development tools.
2. Voltage monitor 1/comparator A1 interrupt is selected when the IRQ1SEL bit in the CMPA register is
3. Voltage monitor 2/comparator A2 interrupt is selected when the IRQ2SEL bit in the CMPA register is
There are 4 bytes in each vector. Set the starting address of an interrupt routine in each interrupt vector. When
an interrupt request is acknowledged, the CPU branches to the address set in the corresponding interrupt vector.
Figure 11.2 shows an Interrupt Vector.
The fixed vector tables are allocated addresses 0FFDCh to 0FFFFh.
Table 11.1 lists the Fixed Vector Tables. The vector addresses (H) of fixed vectors are used by the ID code
check function. For details, refer to 32.3 Functions to Prevent Flash Memory from being Rewritten.
Interrupt Source
set to 0 (nonmaskable interrupt).
set to 0 (nonmaskable interrupt).
Interrupts and Interrupt Vectors
(1)
Fixed Vector Tables
Interrupt Vector
Fixed Vector Tables
(1)
(2)
(3)
,
Vector address (H)
Vector address (L)
0FFDCh to 0FFDFh Interrupt with
0FFE0h to 0FFE3h Interrupt with
0FFE4h to 0FFE7h If the content of address
0FFE8h to 0FFEBh
0FFECh to 0FFEFh
0FFF0h to 0FFF3h
0FFF4h to 0FFF7h
0FFF8h to 0FFFBh
0FFFCh to 0FFFFh
Address (L) to (H)
Vector Addresses
MSB
0 0 0 0
0 0 0 0
UND instruction
INTO instruction
0FFE6h is FFh, program
execution starts from the
address shown by the
vector in the relocatable
vector table.
Middle-order address
Low-order address
Remarks
High-order address
0 0 0 0
R8C/Tiny Series
Software Manual
11.6 Address Match Interrupt
14. Watchdog Timer
9. Clock Generation Circuit
6. Voltage Detection Circuit
30. Comparator A
5. Resets
LSB
Reference
Page 147 of 740
11. Interrupts

Related parts for r5f21346mnfp