r5f21346mnfp Renesas Electronics Corporation., r5f21346mnfp Datasheet - Page 192

• Manufacturer Part Number: r5f21346mnfp
• Description: Single-chip Mcus Incorporates The R8c Cpu Core
• Manufacturer: Renesas Electronics Corporation.

R8C/34M Group
R01UH0131EJ0100 Rev.1.00
Jun 21, 2011
11.4.3
Notes:
11.4.4
Notes:
1. To set the INTiPL bit (i = 0 to 3) to 1 (both edges), set the POL bit in the INTiIC register to 0 (falling edge
2. The IR bit in the INTiIC register may be set to 1 (interrupt requested) if the INTEN register is rewritten. Refer to
1. To set the INT4PL bit to 1 (both edges), set the POL bit in the INT4IC register to 0 (falling edge selected).
2. The IR bit in the INT4IC register may be set to 1 (interrupt requested) if the INTEN1 register is rewritten. Refer to
After Reset
After Reset
Bit
b0
b1
b2
b3
b4
b5
b6
b7
Bit
b0
b1
b2
b3
b4
b5
b6
b7
Address 01FAh
Address 01FBh
selected).
11.8.4 Changing Interrupt Sources .
11.8.4 Changing Interrupt Sources .
Symbol INT3PL
Symbol
INT0EN INT0 input enable bit
INT1EN INT1 input enable bit
INT2EN INT2 input enable bit
INT3EN INT3 input enable bit
INT4EN INT4 input enable bit
Symbol
INT0PL INT0 input polarity select bit
INT1PL INT1 input polarity select bit
INT2PL INT2 input polarity select bit
INT3PL INT3 input polarity select bit
Symbol
INT4PL INT4 input polarity select bit
Bit
Bit
External Input Enable Register 0 (INTEN)
External Input Enable Register 1 (INTEN1)
—
—
—
—
—
—
b7
b7
—
0
0
Nothing is assigned. If necessary, set to 0. When read, the content is 0.
INT3EN
b6
b6
—
0
0
Bit Name
Bit Name
INT2PL
b5
b5
—
0
0
INT2EN
(1, 2)
(1, 2)
(1, 2)
(1, 2)
(1, 2)
b4
b4
—
0
0
0: Disabled
1: Enabled
0: One edge
1: Both edges
INT1PL
0: Disabled
1: Enabled
0: One edge
1: Both edges
0: Disabled
1: Enabled
0: One edge
1: Both edges
0: Disabled
1: Enabled
0: One edge
1: Both edges
0: Disabled
1: Enabled
0: One edge
1: Both edges
b3
b3
—
0
0
INT1EN
b2
b2
—
0
0
Function
INT0PL
INT4PL
Function
b1
b1
0
0
INT0EN
INT4EN
b0
b0
0
0
Page 160 of 740
11. Interrupts
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
—