r5f21346mnfp Renesas Electronics Corporation., r5f21346mnfp Datasheet - Page 463

• Manufacturer Part Number: r5f21346mnfp
• Description: Single-chip Mcus Incorporates The R8c Cpu Core
• Manufacturer: Renesas Electronics Corporation.

R8C/34M Group
R01UH0131EJ0100 Rev.1.00
Jun 21, 2011
22.2
22.2.1
22.2.2
b7 to b0 If the setting value is n, UiBRG divides the count source by n+1.
After Reset
After Reset
Bit
b0
b1
b2
b3
b4
b5
b6
b7
Bit
Address 00A0h (U0MR), 0160h (U1MR)
Symbol
Address 00A1h (U0BRG), 0161h (U1BRG)
Write to the UiBRG register while transmission and reception stop.
Use the MOV instruction to write to this register.
Set bits CLK0 and CLK1 in the UiC0 register before writing to the UiBRG register.
Symbol
Registers
Bit
Symbol
CKDIR
SMD0
SMD1
SMD2
PRYE
Bit
STPS
PRY
UARTi Transmit/Receive Mode Register (UiMR) (i = 0 or 1)
UARTi Bit Rate Register (UiBRG) (i = 0 or 1)
—
b7
—
0
b7
—
X
Serial I/O mode select bit
Internal/external clock select bit
Stop bit length select bit
Odd/even parity select bit
Parity enable bit
Reserved bit
PRYE
b6
0
b6
—
X
Bit Name
PRY
b5
0
b5
—
X
Function
STPS
b4
0
b4
—
X
CKDIR
b2 b1 b0
Other than above: Do not set.
0: Internal clock
1: External clock
0: One stop bit
1: Two stop bits
Enabled when PRYE = 1
0: Odd parity
1: Even parity
0: Parity disabled
1: Parity enabled
Set to 0.
0 0 0: Serial interface disabled
0 0 1: Clock synchronous serial I/O mode
1 0 0: UART mode, transfer data 7 bits long
1 0 1: UART mode, transfer data 8 bits long
1 1 0: UART mode, transfer data 9 bits long
b3
0
b3
—
X
SMD2
b2
0
b2
—
X
22. Serial Interface (UARTi (i = 0 or 1))
SMD1
Function
b1
b1
0
—
X
00h to FFh
Setting Range
SMD0
b0
b0
—
0
X
Page 431 of 740
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
W