r5f21346mnfp Renesas Electronics Corporation., r5f21346mnfp Datasheet - Page 586

• Manufacturer Part Number: r5f21346mnfp
• Description: Single-chip Mcus Incorporates The R8c Cpu Core
• Manufacturer: Renesas Electronics Corporation.

R8C/34M Group
R01UH0131EJ0100 Rev.1.00
Jun 21, 2011
26.5
Figure 26.13
26.5.1
When the FS bit in the SAR register is set to 1, the clock synchronous serial format is used for communication.
Figure 26.13 shows the Transfer Format of Clock Synchronous Serial Format.
When the MST bit in the ICCR1 register is set to 1, the transfer clock is output from the SCL pin. When the
MST bit is set to 0, the external clock is input.
The transfer data is output between successive falling edges of the SCL clock, and data is determined at the
rising edge of the SCL clock. MSB-first or LSB-first can be selected as the order of the data transfer by setting
the MLS bit in the ICMR register. The SDA output level can be changed by the SDAO bit in the ICCR2 register
during transfer standby.
Clock Synchronous Serial Mode
Clock Synchronous Serial Format
SCL
SDA
Transfer Format of Clock Synchronous Serial Format
b0
b1
b2
b3
b4
b5
b6
b7
26. I
Page 554 of 740
2
C bus Interface