ak5354 AKM Semiconductor, Inc., ak5354 Datasheet
ak5354
Available stocks
Related parts for ak5354
ak5354 Summary of contents
Page 1
... ASAHI KASEI The AK5354 is a low voltage 20bit A/D converter for digital audio system. The AK5354 also includes Analog input PGA, therefore is suitable for microphone application and etc. As digital power supply of the AK5354 corresponds to 1.8V, the interface with microprocessor can operate at low voltage. Analog signal input of the AK5354 is single-ended, therefore, any external filters are not required ...
Page 2
... Reset & Power Down Pin 16 PDN I “L” : Reset & Power down “H” : Normal operation Note: All digital input pins should not be left floating. MS0054-E-02 -40 ∼ +85°C 16pin TSSOP (0.65mm pitch) Evaluation Board for AK5354 Top View ...
Page 3
... WARNING: AKM assumes no responsibility for the usage beyond the conditions in this data sheet. MS0054-E-02 ABSOLUTE MAXIMUM RATINGS Symbol min VA -0.3 VD -0.3 IIN - VINA -0.3 VIND -0.3 Ta -40 Tstg -65 Symbol min VA 2 [AK5354] max Units 4.6 V 4.6 V ±10 mA VA+0.3 V VD+0.3 V °C 85 °C 150 typ max Units 2.5 3 ...
Page 4
... Note case of power-down mode, all digital input pins including clocks pins (MCLK, BCLK and LRCK) are held VD or VSS. PDN pin is held VSS. MS0054-E-02 ANALOG CHARACTERISTICS min 1.35 6.3 0.1 0.1 0 (Note [AK5354] typ max Units 20 bits 1.5 1.65 Vpp 9 15 kΩ 0 ...
Page 5
... Input Leakage Current MS0054-E-02 FILTER CHARACTERISTICS Symbol min typ PB 0 20.0 21 17.0 ∆ 3 CHARACTERISTICS Symbol min Typ VIH 75%VD VIL - VOH VD-0.4 VOL - Iin - - 5 - [AK5354] max Units 17.4 kHz kHz kHz kHz ±0 1/fs µ max Units - - 25% 0.4 V ± 10 µA - 2004/12 ...
Page 6
... Units 11.2896 12.8 MHz ns ns 16.9344 19.2 MHz ns ns 44.1 50 kHz % tBLKL- ...
Page 7
... Figure 1. Clock Timing tBLR tDLR D20 (MSB) tCCKL tCCKH tCDS tCDH op0 op1 Figure 3. WRITE Command Input Timing - 7 - [AK5354] VIH VIL VIH VIL VIH VIL VIH VIL VIH VIL tDSS 50%VD VIH VIL VIH VIL VIH op2 ...
Page 8
... ASAHI KASEI CSN CCLK CDTI D4 PDN SDTO MS0054-E- Figure 4. WRITE Data Input Timing tPW tPWV Figure 5. Reset Timing - 8 - [AK5354] tCSW VIH VIL tCSH VIH VIL VIH D7 VIL VIL 50%VD 2004/12 ...
Page 9
... Digital High Pass Filter The AK5354 has a Digital High Pass Filter (HPF) to cancel DC-offset in ADC and IPGA. The cut-off frequency of the HPF is 3.4Hz at fs=44.1kHz. It also scales with the sampling frequency (fs). And digital HPF can be selected by ON/OFF of HPF bit. MS0054-E-02 ...
Page 10
... ASAHI KASEI System Reset & Offset Calibration The AK5354 should be reset once by bringing PDN pin “L” after power-up. The control register values are initialized by PDN “L”. Offset calibration starts by PDN pin “L” to “H”. It takes 4128/fs to offset calibration cycle. During offset calibration, the ADC digital data outputs of both channels are forced to a 2’ ...
Page 11
... “1” Register Address Control data Figure 9. Control Data Timing HPF MONO0 ZTM1 ZTM0 ZEIP IPGA6 IPGA5 IPGA4 - 11 - [AK5354 RIN2 RIN1 LIN2 LIN1 0 0 PM1 PM0 0 0 DIF 0 IPGA3 IPGA2 IPGA1 IPGA0 2004/12 ...
Page 12
... PM0: Power control of IPGA PM1: Power control of ADC When PDN pin goes “L”, all circuit in the AK5354 can be powered-down in no relation to PM1-0. When PM1-0 goes all “0”, all circuit in the AK5354 can be also powered-down. However, the contents of control registers are held. In case of PM1 = “ ...
Page 13
... Lch Lch Rch Rch Table 2. Monaural Mode Setting SDTO(ADC) LRCK 20bit MSB justified Lch: “H”, Rch: “L” Compatible Lch: “L”, Rch: “H” Table 3. Audio Data Format - 13 - [AK5354 DIF SW1 Lch SW2 ...
Page 14
... MS0054-E- ZEIP IPGA6 IPGA5 IPGA4 0 GAIN(dB) Step +28.0 +27.5 +27.0 • • 0.5dB +0.0 -0.5 • • -7.5 -8.0 -9.0 -10.0 • • 1dB -15.0 -16.0 -18.0 -20.0 • • 2dB -38.0 -40.0 -44.0 4dB -48.0 -52.0 MUTE Table 4. Input Gain Setting - 14 - [AK5354 IPGA3 IPGA2 IPGA1 IPGA0 00H (MUTE) Level 2004/12 ...
Page 15
... ASAHI KASEI • About zero crossing operation Comparator for zero crossing detection in the AK5354 has offset. Therefore possible that IPGA value is changed by zero crossing timeout as zero crossing detection does not occur by a little offset of comparator. For example, when Lch and Rch are in the state of IPGA = 30H, both channels are set to IPGA = 31H. And then ...
Page 16
... Notes: - Electrolytic capacitor value of VCOM depends on low frequency noise of supply voltage. MS0054-E-02 SYSTEM DESIGN 1 LIN1 PDN 2 RIN1 CSN 3 LIN2 CCLK 4 RIN2 CDTI AK5354 0.1u 5 VCOM LRCK 6 VSS MCLK 7 VA BCLK 0. SDTO 0. [AK5354 Micro Controller Audio Controller 10 9 2004/12 ...
Page 17
... VA Vpp (typ) centered in the internal common voltage (typ. 0.45 x VA). Usually, the input signal cuts DC with a capacitor. The cut-off frequency is fc=(1/2πRC). The AK5354 can accept input voltages from VSS to VA. The ADC output data format is 2’s complement. The DC offset including ADC own DC offset removed by the internal HPF (fc=3 ...
Page 18
... ASAHI KASEI 16pin TSSOP (Unit: mm) 5 0.22±0.1 Seating Plane Package & Lead frame material Package molding compound: Lead frame material: Lead frame surface treatment: MS0054-E-02 PACKAGE 0.65 Detail A 0.10 Epoxy Cu Solder plate - 18 - [AK5354] 1.10max 0.17±0.05 0.1 ± 0.1 0∼10° 2004/12 ...
Page 19
... AKM harmless from any and all claims arising from the use of said product in the absence of such notification. MS0054-E-02 MARKING AKM 5354VT XXYYY 1) Pin #1 indication 2) Date Code : XXYYY (5 digits lot# YYY : Date Code 3) Marketing Code : 5354VT 4) Asahi Kasei Logo IMPORTANT NOTICE - 19 - [AK5354] 2004/12 ...