mt88e43 Zarlink Semiconductor, mt88e43 Datasheet
mt88e43
Available stocks
Related parts for mt88e43
mt88e43 Summary of contents
Page 1
... Phone set adjunct boxes • FAX and answering machines • Database query and Computer Telephony Integration (CTI) systems Description The MT88E43 Calling Number Identification Circuit 2 (ECNIC2 low power CMOS integrated circuit intended for transmitted according to BT (British Telecom) SIN227 & ...
Page 2
... MT88E43 Pin Description Pin # Name 1 IN+ Non-inverting Input of the internal opamp. 2 IN- Inverting Input of the internal opamp Gain Select (Output) of internal opamp. The opamp’s gain should be set according to the nominal Vdd of the application using the information in Figure 10 Reference Voltage (Output). Nominally V ...
Page 3
... The MT88E43, Extended Voltage Calling Number Identification Circuit 2 (ECNIC2 device compatible with BT, the U.K.’s CCA and Bellcore specifications. As shown in Figure 1, the MT88E43 provides an FSK demodulator as well as a 3-wire serial interface similar to that of it’s predecessor, the MT8841 (CNIC). The 3-wire interface has been ...
Page 4
... In CIDCW service, information about an incoming caller is sent to the subscriber, while he/she is engaged in another call. A CPE Alerting Signal (CAS) indicates the arrival of CIDCW information. The MT88E43 can detect the alert signal and then be setup to demodulate incoming FSK data containing CIDCW information. C1=100nF ...
Page 5
... The CAS detector should also be immune to imitation from near and far end speech. In the MT88E43 the dual tone alert signal is separated into a high and a low tone by two bandpass filters. A detection algorithm examines the two filter outputs to determine the presence of a dual tone alert signal ...
Page 6
... ESt detection must be guard time qualified. The StD pin provides guard time qualified CAS/Alerting Tone detection. When the MT88E43 is used in a caller identity system, StD indicates correct CAS/Alerting Tone detection. Figure 4 shows the relationship between the St/GT, ESt and StD pins ...
Page 7
... The MT88E43 first bandpass filters and then demodulates the incoming FSK signal. The carrier detector provides an indication of the presence of signal at the bandpass filter output. The MT88E43’s dual mode 3-wire interface allows convenient extraction of the 8-bit data words in the demodulated FSK bit stream. ...
Page 8
... MT88E43 transfer is initiated by the MT88E43; in mode 1, data transfer is initiated by the external microcontroller. Mode 0 This mode is selected when the MODE pin is low the MT8841 compatible mode where data transfer is initiated by the device. In this mode, the MT88E43 receives the FSK signal, demodulates it, and outputs the data directly to the DATA pin (refer to Figure 14) ...
Page 9
... TRIGin, TRIGRC and TRIGout pins, are disabled. The three TRIG pins are not affected by power down, such that, the MT88E43 can still react to call arrival indicators. The MT88E43 can be powered up by grounding the PWDN pin. ...
Page 10
... Resistors R shown in Figures 9 and 11. The circuit shown in Figure 9 illustrates the use of the MT88E43 in a proprietary system that doesn’t need to meet FCC, DOC, and UL approvals. It should be noted that if glitches on the tip/ring interface are of sufficient amplitude, the circuit will falsely detect these signals as ringing or line reversal ...
Page 11
... Data Sheet 1 0.95 0.9 0.85 0.8 0.75 0.7 0.65 0.6 2 2.5 Figure 10: Gain Ratio as a function of Nominal Vdd Note: In the application circuits shown in Figures 9 and 11, the Gain Ratio of MT88E43 opamp is 3 3.5 4 4.5 5 Norminal Vdd (Volts) 464k GainRatio = ----------------- - MT88E43 5.5 6 5-63 ...
Page 12
... Products are designed in accordance with meeting the above requirements; however, full conformance to these standards is dependent upon the application in which the MT88E43 is being used, and therefore, approvals are the responsibility of the customer and Zarlink will not have tested the product to meet the above standards ...
Page 13
... OP † Typ Min Sym ‡ I 0.5 DDQ I DD 4.7 2 0.48 0.28 0.2 HYS V 0.7 MT88E43 Min Max -0 -0 -65 150 -1V to maximum V +1V for an input current unless otherwise stated. SS ‡ Typ Max Units 2.7 - 5.5 3.579545 MHz +0.1 -40 85 Max Units ...
Page 14
... MT88E43 DC Electrical Characteristics Characteristics 7 TRIGout Output High Sourcing , DCLK, Current DATA, DR, CD, StD, ESt, St/GT 8 Output Low Sinking TRIGout , DCLK, Current DATA, DR, CD, StD, ESt, St/GT TRIGRC , INT 9 Input Current IN+, IN-, TRIGin PWDN, DCLK, MODE, FSKen 1 0 Output High-Impedance TRIGRC Current 1 1 INT ...
Page 15
... Sym Min Typ f - 2130 2750 H 1.1% - 3.5% - -40 - -37. SNR 20 - TONE Sym MT88E43 Max Unit Notes range within which tones are accepted - ranges outside of which tones are rejected a -2 dBV See Note 3 b 0.22 dBm -46 dBV See Note 3 -43.78 dBm ...
Page 16
... MT88E43 † Electrical Characteristics - Gain Setting Amplifier Characteristics 1 Input Leakage Current 2 Input Resistance 3 Input Offset Voltage 4 Power Supply Rejection Ratio 5 Common Mode Rejection 6 DC Open Loop Voltage Gain 7 Unity Gain Bandwidth 8 Output Voltage Swing 9 Maximum Capacitive Load (GS) 10 Maximum Resistive Load (GS) 11 Common Mode Range Voltage † ...
Page 17
... CH t 415 416 CL t 415 416 CRD † - 3-Wire Interface Timing (Mode 1) Sym Min f DCLK1 500 DDS t 500 DDH MT88E43 Max Units Notes Max Units Notes* 200 ns into 50pF Load 200 ns into 50pF Load 417 s 2 ...
Page 18
... MT88E43 DATA DCLK Figure 12 - DATA and DCLK Mode 0 Output Timing DR start stop TIP/RING (A/ WIRES t IDD start DATA b7 stop DCLK DR Figure 14 - Serial Data Interface Timing (MODE 0) 5- CDD DCD ...
Page 19
... DCLK clears DR ¡ DCLK does not clear DR low for maximum time (1/2 bit width) Figure 16 - Serial Data Interface Timing (Mode Figure 15 - DCLK Mode 1 Input Timing word N 1/f DCLK1 MT88E43 stop ¡ 0 5-71 ...
Page 20
... SIN227 specifies that the AC and DC loads should be removed between 50-150ms after the end of the FSK signal, indicated by CD returning to high. The MT88E43 may also be powered down at this time. 5) FSKen should be set low when FSK is not expected to prevent the FSK demodulator from reacting to other in-band signals such as speech, tone alert signal and DTMF tones ...
Page 21
... TW/P&E/312 specifies that the AC and DC loads should be removed between 50 to 150ms after the end of the FSK signal, indicated by CD returning to high. The MT88E43 may also be powered down at this time. 2) FSKen should be set low when FSK is not expected to prevent the FSK demodulator from reacting to other in-band signals such as speech, and DTMF tones ...
Page 22
... TR-NWT-000575 specifies that CIDCW will be offered only to lines which subscribe to CID. 1) The CPE designer may choose to enable the MT88E43 only after the end of ringing to conserve power in a battery operated CPE not activated by ringing. ...
Page 23
... the comparator threshold (refer to Figure 4). TGt + t , where t is the tone absent guard time and the comparator threshold (refer to Figure 4). TGt MT88E43 CPE unmutes handset and enables keypad Data Mark Packet Note ...
Page 24
... MT88E43 Notes: 5-76 Preliminary Information ...
Page 25
...
Page 26
... For more information about all Zarlink products Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use ...