mt88l85anr1 Zarlink Semiconductor, mt88l85anr1 Datasheet
mt88l85anr1
Related parts for mt88l85anr1
mt88l85anr1 Summary of contents
Page 1
... MT88L85AE MT88L85AN MT88L85AP MT88L85ANR MT88L85AN1 MT88L85AE1 MT88L85ANR1 Description The MT88L85 is a monolithic DTMF transceiver with call progress filter fabricated in CMOS technology offering low power consumption and high reliability. The receiver section is based upon the industry standard MT8870 DTMF receiver. The transmitter utilizes a switched capacitor D/A converter for low distortion, high accuracy DTMF signalling ...
Page 2
... DS (RD) (Motorola) Data Strobe or (Intel) Read microprocessor input. Activity on this input is only required when the device is being accessed. CMOS compatible. MT88L85 • VRef 7 VSS 8 OSC1 9 OSC2 PIN PLCC Figure 2 - Pin Connections Description /2 Zarlink Semiconductor Inc. Data Sheet PWDN ...
Page 3
... V Ref amp output (GS) for gain adjustment. MT88L85 Description frees the device to accept a new tone pair. The GT output acts to TSt /2. Provision is made for connection of a feedback resistor to the op Zarlink Semiconductor Inc. Data Sheet detected at TSt ...
Page 4
... Figure 3 - Single-Ended Input Configuration MT88L85 C1 R1 IN+ IN Ref DIFFERENTIAL INPUT AMPLIFIER VOLTAGE GAIN R3 = (R2R5)/(R2 + R5) (A diff) = R5/R1 V FOR UNITY INPUT IMPEDANCE R5=R1 (Z diff Figure 4 - Differential Input Configuration 4 Zarlink Semiconductor Inc. Data Sheet (1/ωC) ...
Page 5
... 1633 1633 1633 LOGIC LOW, 1= LOGIC HIGH ), v reaches the threshold (V c GTP 5 Zarlink Semiconductor Inc. Data Sheet ...
Page 6
... REC DPmax GTPmax DAmin ≤ REC DPmin GTPmin DAmax ≥ DAmax GTAmax DPmin ≤ DAmin GTAmin DPmax 6 Zarlink Semiconductor Inc. Data Sheet ) TSt - TSt is the minimum signal duration REC with a long t REC DO ...
Page 7
... ESt t a) decreasing GTP t = (R1C1 GTP C1 GTA (R1R2) / ( St/ ESt t b) decreasing GTA Figure 6 - Guard Time Adjustment 7 Zarlink Semiconductor Inc. Data Sheet / ( TSt / TSt < ) GTP GTA / ( TSt / ...
Page 8
... V in ESt St/GT RX -RX DECODED TONE # (n- Read Status Register IRQ/CP MT88L85 REC ID TONE TONE # GTP t GTA t PStRX # n t PStb3 Figure 7 - Receiver Timing Diagram 8 Zarlink Semiconductor Inc. Data Sheet TONE # TSt ...
Page 9
... Hz. Typically, the high group to low group amplitude ratio (twist compensate for high group attenuation on long loops. MT88L85 Figure 8 - Description of Timing Events The call progress tone input and DTMF input are common, LOW 9 Zarlink Semiconductor Inc. Data Sheet and f ) are referred to as Low Group HIGH ...
Page 10
... Standard DTMF signal timing can be accomplished by making use of the Burst Mode. The transmitter is MT88L85 -25 0 250 500 = Reject FREQUENCY (Hz) = May Accept = Accept Figure 9 - Call Progress Response Scaling Information 10 dB/Div Start Frequency = 0 Hz Stop Frequency = 3400 Hz Marker Frequency = 697 Hz and 1209 Hz Figure 10 - Figure 9 - Spectrum Plot 10 Zarlink Semiconductor Inc. Data Sheet 750 ...
Page 11
... fundamental Equation 1. THD (%) For a Single Tone .... V as measured on the output waveform. The total the sum of all the intermodulation components. The IMD 11 Zarlink Semiconductor Inc. Data Sheet %ERROR +0.30 -0.49 -0.54 +0.74 +0.57 -0.32 -0.35 +0. .... V nf and V correspond to the low group L H ...
Page 12
... Equation 2. THD (%) For a Dual Tone 3.579545 MHz ±0.1% Parallel 18 pF 150 ohms 2 mW MT88L85 MT88L85 OSC1 OSC2 Figure 11 - Common Crystal Connection 12 Zarlink Semiconductor Inc. Data Sheet IMD MT88L85 OSC1 OSC2 ...
Page 13
... Alternatively, this pin can be configured to provide a square-wave output of the call progress signal. The IRQ/CP pin is an open drain output and requires an external pull-up resistor (see Figure 13 and Figure 14). MT88L85 8xL5x MT88L85 CS A8-A15 D0-D3 ALE RS0 P0 DS/RD RD R/W/ Zarlink Semiconductor Inc. Data Sheet MT88L85 CS D0-D3 RS0 DS/RD R/W/WR 12 (b) Intel ...
Page 14
... Read from Receive Data Register Write to Control Register Read from Status Register Table 3 - Internal Register Functions b2 b1 IRQ CP/DTMF Table 4 - CRA Bit Positions b2 b1 S/D RxEN Table 5 - CRB Bit Positions DESCRIPTION 14 Zarlink Semiconductor Inc. Data Sheet b0 TOUT b0 BURST ENABLE ...
Page 15
... Valid data is in the Receive Data Register. Set upon the valid detection of the absence of a DTMF signal. Table 8 - Status Register Description 15 Zarlink Semiconductor Inc. Data Sheet STATUS FLAG CLEARED Interrupt is inactive. Cleared after Status Register is read. Cleared after Status Register is read or when in non-burst mode. ...
Page 16
... Microprocessor based systems can inject undesirable noise into the supply rails. The performance of the MT88L85 can be optimized by keeping noise on the supply rails to a minimum. The decoupling capacitor (C3) should be connected close to the device and ground loops should be avoided. 16 Zarlink Semiconductor Inc. Data Sheet ...
Page 17
... Microprocessor based systems can inject undesirable noise into the supply rails. The performance of the MT88L85 can be optimized by keeping noise on the supply rails to a minimum. The decoupling capacitor (C3) should be connected close to the device and ground loops should be avoided. 17 Zarlink Semiconductor Inc. Data Sheet ...
Page 18
... RS0 R Figure 15 - Application Notes Symbol and Zarlink Semiconductor Inc. Data Sheet Intel Data ...
Page 19
... V 0.43 0.46 TSt OLO 0 OHO OZT V 0.47 Ref Zarlink Semiconductor Inc. Data Sheet Max. Units Test Conditions 3.6 V °C +85 3.583124 MHz Max. Units Test Conditions TOUT and RxEN bits asserted to power- down mode, or PWDN Pin held HI 7 ...
Page 20
... Typ. Max. I 100 PSRR 50 CMRR VOL fc 0 100 LGS R 50 LGS V 1 Zarlink Semiconductor Inc. Data Sheet Units Test Conditions V V µ µ = ...
Page 21
... Min. Typ. f 320 540 HR -30 ), unless otherwise stated. SS ‡ Sym. Min. Typ 0 PStb3 t PStRX 21 Zarlink Semiconductor Inc. Data Sheet ) unless otherwise stated. SS Units Notes* -4 dBm 1,2,3,5,6,13 mV 1,2,3,5,6 RMS 8 dB 2,3,6 2,3,6,9 2,3,5 2,3,5 dB 2,3,4,5,9,10 dB 2,3,4,5,7,9,10 dB 2,3,4,5,8,9 ), unless otherwise stated. SS Max. Units Conditions ...
Page 22
... DHR t 125 DDR t 60 DSW t 10 DHW t 45 CSS t 10 CSH RDS, DSS 22 Zarlink Semiconductor Inc. Data Sheet ), unless otherwise stated. Units Conditions ms DTMF mode ms DTMF mode ms Call Progress mode ms Call Progress mode dBm R =10kΩ LT dBm R =10kΩ =10kΩ ...
Page 23
... For guard time calculation purposes 12) Operation of microprocessor interface requires that t 13) For Unity Gain Configuration All Digital Inputs * Figure 16 - Digital Signal Input Rise/Fall Times MT88L85 ± ± 1. ± 2 Š 1000ns Zarlink Semiconductor Inc. Data Sheet ...
Page 24
... Write AD3-AD0 (RS0-D0-D3) Addr * non-mux AS.Addr * microprocessor pins Figure 17 - Motorola BUS Timing Diagram MT88L85 RWS t DDR t AS Addr Addr t AH High Byte of Addr t CSS 24 Zarlink Semiconductor Inc. Data Sheet CH t RWH t DHR Data Data t t DSW DHW t CSH ...
Page 25
... RD must be high on the falling edge of CS for Intel Bus Timing MT88L85 t CSS DDR AH A8-A15 Address t CSH Figure 18 - Intel Read Timing Diagram t CSS DSW t AH Data A8-A15 Address t CSH Figure 19 - Intel Write Timing Diagram 25 Zarlink Semiconductor Inc. Data Sheet t DHR Data DHW ...
Page 26
... D2 Pin Zarlink Semiconductor 2003 All rights reserved. ISSUE ACN DATE APPRD Previous package codes Package Code ...
Page 27
...
Page 28
...
Page 29
... For more information about all Zarlink products Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use ...